Northwest Logic

Beaverton,

OR

United States

Founded in 1996, Northwest Logic provides a broad range of IP Cores and Design Services. Northwest Logic's IP Cores include a full set of high-performance, easy-to-use Memory Controllers (DDR2/DDR/SDR SDRAM, RLDRAM II, FCRAM) and PCI Cores (PCI Express, PCI-X, PCI, Multi-Port Bridges). In addition, Northwest Logic provides high-quality, cost-effective FPGA design services including RTL coding (Verilog & VHDL), IP integration, comprehensive simulation and bring-up and test. Northwest Logic also provides complete system design services including specification, development (board, software, chassis), integration & test, EMC/Safety certification and hand-off to contract manufacturing. Northwest Logic has specialized FPGA expertise in many areas including PCI Express, PCI-X, PCI, VoIP, ATM, Utopia, SONET, POS-PHY, Ethernet, USB, ATA/IDE, DSP, Viterbi Decoding, Reed-Solomon Error Correction, DVB, MPEG, NTSC, PAL and LCD control.

プログラム メンバーシップ

Xilinx Alliance Program Overview

Today's marketplace demands integrated world class solutions. The Xilinx Alliance Program assures you of the best available “total solutions” combining Xilinx programmable logic with key technologies from our Alliance Program members, including IP cores, EDA, DSP and embedded development tools, design services, board-level products, integrated circuits, and electronic components.

SignOnce IP Licensing

2001 年 9 月より、SignOnce IP ライセンスを業界初かつ業界唯一の共通のライセンス条項を持つプログラマブル ロジックソフト IP コアとしてご利用いただいています。 ザイリンクスと業界屈指のサード パーティ プロバイダが、FPGA ご利用のお客様に SignOnce IP ライセンスという共通のライセンス条項をもつコアの提供を容認してライセンス契約のプロセスを簡易化しました。これにより、 お客様が容易に複数のライセンス供給業者提供のコアにアクセスできるようになりました。

Products and/or services provided by Alliance Program Members are sold or licensed solely by the Member and not Xilinx. Please be advised that Xilinx hereby disclaims any warranties, express or implied, including warranties of merchantability, fitness for a particular purpose, or noninfringement with respect to any such products and/or services.

 
/csi/footer.htm