Highest-Density, Highest-Performance Rad-Hard FPGA

Until now, rad-hard solutions were limited to ASICs and one-time-programmable (OTP) solutions, forcing designers of leading-edge space applications to live with long development cycles as well as high non-recurring expenses or limited design flexibility. The Xilinx® Virtex®-5QV Space-Grade FPGA is SEU-hard and rad-hard, combining the industry's highest density and performance, allowing more complex and capable systems to be fully reconfigurable.

The rad-hard Virtex-5QV FPGA provides exceptional protection from Single-Event Upsets (SEU), Single-Event Latchup, Single-Event Transients, and high Total Ionizing Dose (TID)—1Mrad(Si). Space system designers can significantly reduce mission risk using dramatically simplified mitigation techniques.

Advanced Logic Designs and High-Speed Communications

The Virtex-5QV FPGA is built on the second-generation ASMBL™ column-based architecture of the proven Virtex-5 FPGA family. The Virtex-5QV FPGA offers 131,072 logic cells with flexible processing and high-performance integration and connectivity capabilities, enabling designers to address a wide variety of advanced logic designs.

The Virtex-5QV FPGA provides the first integrated high-speed SERDES solution for space, with 18 channels of >3GHz multi-gigabit serial transceivers allowing high-bandwidth for chip-to-chip, board-to-board, and box-to-box communication. 840 user I/Os are programmable to more than 30 different standards, simplifying interfacing to a wide variety of system components.

The new rad-hard FPGA also integrates many of the same embedded system-level blocks, such as powerful 36-Kbit block RAM/FIFOs, second-generation 25x18 DSP slices, power-optimized high-speed serial transceiver blocks for enhanced serial connectivity, and PCI Express™-compliant integrated endpoint blocks.
New Milestones in Manufacturing and Testing

Like Xilinx radiation-tolerant devices, the rad-hard Virtex-5QV FPGA is backed by Xilinx's commitment to manufacturing and testing excellence. Twenty years of continuous service to the Aerospace and Defense markets are behind the Xilinx V-grade flow process and ruggedized ceramic column grid array packaging. Additionally, extensive in-beam testing—equivalent to millions of device years in space radiation environments—yields results that can operate reliably, upholding Xilinx's heritage of successful space missions.

Prototyping Solutions

To utilize the Virtex-5QV FPGA for flight, developers can instantly begin prototyping with off-the-shelf commercial boards and pin compatible parts. To accelerate the prototyping process designers are supported by the Xilinx portfolio of IP, commercial development tools, and design services. DAISY products are also available for assembly process testing. Combined, the Xilinx solutions streamline the start-to-finish development process and offer the convenience of a single source for all required tools and solutions.

### Virtex-5QV FPGA—XQR5VFX130

<table>
<thead>
<tr>
<th>Feature</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Core Voltage</td>
<td>1.0V</td>
</tr>
<tr>
<td>Slices</td>
<td>20,480</td>
</tr>
<tr>
<td>Logic Cells</td>
<td>131,072</td>
</tr>
<tr>
<td>CLB Flip-Flops</td>
<td>81,920</td>
</tr>
<tr>
<td>Maximum Distributed RAM (Kb)</td>
<td>1,580</td>
</tr>
<tr>
<td>Block RAM/FIFO w/ECC (36 Kb each)</td>
<td>298</td>
</tr>
<tr>
<td>Block RAM/FIFO (18 Kb each)</td>
<td>—</td>
</tr>
<tr>
<td>Block RAM (4 Kb each)</td>
<td>—</td>
</tr>
<tr>
<td>Total Block RAM (Kb)</td>
<td>10,728</td>
</tr>
<tr>
<td>Digital Clock Manager (DCM)</td>
<td>12</td>
</tr>
<tr>
<td>Phase Lock Loop (PLL)</td>
<td>6</td>
</tr>
<tr>
<td>Delay Lock Loop (DLL)</td>
<td>—</td>
</tr>
<tr>
<td>Maximum Single-Ended I/Os</td>
<td>840</td>
</tr>
<tr>
<td>Maximum Differential I/O Pairs</td>
<td>417</td>
</tr>
<tr>
<td>Digitally Controlled Impedance</td>
<td>Yes</td>
</tr>
<tr>
<td>Enhanced DSP Slices (DSP48E)</td>
<td>320</td>
</tr>
<tr>
<td>DSP Slices</td>
<td>—</td>
</tr>
<tr>
<td>18 x 18 Multipliers</td>
<td>—</td>
</tr>
<tr>
<td>10/100/1000 Ethernet MAC Blocks</td>
<td>6</td>
</tr>
<tr>
<td>PowerPC® Processor Blocks</td>
<td>—</td>
</tr>
<tr>
<td>Multi-Gigabit Serial Transceivers (MGT)</td>
<td>18</td>
</tr>
<tr>
<td>Speed Grades</td>
<td>-1</td>
</tr>
<tr>
<td>Configuration Memory (Mb)</td>
<td>49.3</td>
</tr>
<tr>
<td>Manufacturing Grades</td>
<td>V</td>
</tr>
<tr>
<td>Total Ionizing Dose (Mrad)</td>
<td>1</td>
</tr>
<tr>
<td>SEL Immunity (MeV·cm²/mg)</td>
<td>&gt;125</td>
</tr>
</tbody>
</table>

**Package** — CF1752 Package: Flip-chip, ceramic column grid array (1.0mm ball spacing)
**Area** — 45 x 45mm