

Vivado Isolation Verifier

User Guide

UG1291 (v1.0) August 10, 2018



Revision History

The following table shows the revision history for this document.

Date	Version	Revision
08/10/2018	1.0	Initial Xilinx release.

Table of Contents

Revision History	2
: Vivado Verification Isolator	
Introduction	4
VIV History	5
Definitions	5
FPGA Architecture	8
The FPGA Development Flow with Isolation Analysis	9
IDF Design Rule Checks	11
Installation	15
Usage	16
Invoking VIV DRCs	17
Application Notes	20
Xilinx Resources	21
Solution Centers	21
Documentation Navigator and Design Hubs	21
References	21
Please Read: Important Legal Notices	22

Vivado Verification Isolator

Introduction

Proof of correctness is required for safety, security, and other high-reliability applications. The Xilinx[®] Isolation Design Flow (IDF) includes a set of design rule checks (DRCs) implemented by the Vivado[®] Isolation Verifier (VIV) that verify the user and Vivado[®] software have fulfilled the requirements insofar as the requirements can be automatically verified.

VIV is included with Vivado and user needs to explicitly enable this feature (see [Installation, page 15](#)). When enabled, six additional DRCs appear under the Isolation category. The user invokes these DRCs using the Vivado DRC interface just like any other built-in DRCs. Results are provided in tabular form in the GUI with hyperlinks to design elements related to potential isolation violations. The VIV DRCs also contribute to the text-based output of the Vivado DRC reporting system.

In addition to offering proof of isolation, VIV aids in board development by checking that I/O pin assignments, I/O bank assignments, and floorplanning range constraints do not violate IDF rules. The intent of these design constraint checks is to spare the designer from costly printed circuit board redesigns.

VIV is composed of six DRCs, each of which perform checks related to a single aspect of isolation. The user can run all the IDF DRCs or any subset thereof.

- IDF_VIV2-1 provides provenance for VIV DRC results.
- IDF_VIV2-2, IDF_VIV2-3, and IDF_VIV2-4 check the design constraints (pblocks, pads, pins and banks).
- IDF_VIV2-5 and IDF_VIV2-6 check the placement and routing of the implemented design.

Note: Although this document uses FPGA terminology, VIV equally applies to the Programmable Logic (PL) portion of Xilinx Zynq[®] devices including the Zynq[®] UltraScale+™ MPSoC.

VIV History

Initially VIV was launched as a Tcl-based script (`viv.tcl`) and was not a part of the Vivado Design Suite which is distributed separately as an encrypted Tcl file. To use `viv.tcl` IDF DRCs, users need to source the `viv.tcl` script to load DRCs into Vivado. Refer to UG1290 [Ref 2] for complete details. To improve performance, VIV has been integrated with Vivado Design Suite starting with the 2018.2 release. This new version of VIV is also referred to as VIV2 in this document. To use VIV, users need to enable it by setting the `hd.enableIDFDRC` parameter to True.

Definitions

Many of the terms in this document are used in a specialized sense. The following glossary might be helpful to readers who are not already well versed in Xilinx terminology related to FPGA architecture and configuration, or to a lesser extent, search algorithms.

area range – a list of rectangular regions identifying a subset of the device resources in an FPGA. It is defined as a list of resource pairs in an XDC file. Each pair defines two opposite corners of an included rectangular region.

bitstream – a bitstream is a contiguous sequence of bits, representing a stream of data.

FPGA bitstream – an FPGA bitstream is a file that contains the programming information for an FPGA. A Xilinx FPGA device must be programmed using a specific bitstream in order for it to behave as an embedded hardware platform. This bitstream is typically provided by the hardware designer who creates the embedded platform.

Programming an FPGA is the process of loading a bitstream into the FPGA. During the development phase, the FPGA device is programmed using utilities such as Vivado® or using menu options in SDK. These tools transfer the

device model – the data and data structures that describe the potential programming of a specific model of an FPGA. The device model specifies the capacity of the device and all of the features that can be configured to realize an FPGA design. The device model is highly abstracted from the FPGA hardware schematics. Only aspects of the FPGA hardware that are programmable are represented. Although it is theoretically possible that a programmable feature of an FPGA might not be represented in the device model (for example, if testing show the feature to be unreliable), in practice this is not done because it would make it impossible to perform the tests that would validate or invalidate the feature.

fence tile – an un-programmed tile or site free of routing or logic used to separate two or more tiles containing logic or routing from distinct isolation groups.

function – a collection of logic that performs a specific operation, for example an encryption circuit.

interconnect tile – a common hard IP block providing a programmable switching matrix connecting programmable logic elements of virtually all types to routing resources. In the end user documentation, the interconnect blocks are collectively referred to as the Global Switching Matrix. Usually individual interconnect blocks are not referred to in the documentation, but might occasionally be referred to as switch boxes.

inter-region signal – a non-isolated net with one source and one load typically used to connect one isolated function to another, though sometimes used to connect one port of an isolated function to another port of the same isolated function or to top-level logic. An inter-region signal is not permitted to use routing resources containing programmable interconnect points (PIPs) in fence tiles.

isolation – free from unintended influence. For the case of routing, the degree isolation is measured by the number of switch failures required to establish an unintended signal path between isolated circuits. For the case of floorplanning, isolation is determined by the presence of a “fence” of tiles free of isolated logic and routing between isolated portions of the design.

isolated function, isolated module – a portion of the user design that is intended to be isolated.

isolated region, isolation region – a collection of tiles defined by area range constraints that can be used when implementing an isolated function.

I/O buffer, IOB – a circuit in an FPGA that controls the behavior of the input/output pins on the FPGA package. An I/O buffer controls various communication-related settings such as whether an associated pin is connected internally to an input circuit or an output circuit; or selects the voltage level expected by the pin, etc.

I/O bank – a collection of I/O buffers in an FPGA for settings and signals common to the collection.

logic - circuits used to implement a specific function, for example a flip-flop, look up table, random access memory.

net – a named collection of routing resources that create signal paths among a collection of logic elements. A net may span levels in the design hierarchy.

node – an indivisible unit of programmable routing. Note that a node may branch out to connect more than two points.

package pin – a conductor on the outside of an FPGA package used for powering or interfacing with the FPGA, shaped like a short wire protruding perpendicularly from the chip package or shaped like a bump.

partition – a collection of logic defined by the user that can be used to isolate one piece of hierarchy from another.

placement – the assignment of a logical function to specific hardware resources.

programmable unit (PU) – set of logical tiles such as CLEs, BRAMs, DSPs along with their shared interconnect tiles (one block RAM, five CLEs, and five interconnect tiles shared between block RAM and CLEs are one PU). When reserving resources during floorplanning it is advised to take the whole PU in the pblock.

derived range – derived range is the pblock boundary after considering all the tiles of the Programmable Units (PU) in that pblock. When Snapping Mode property of a pblock is set to OFF, then both derived and XDC range compute the same pblock boundary. When Snapping Mode property of a pblock is set to ON, the derived range might be different than the user-specified XDC range. If Snapping Mode is set to ON and if some of the tiles of a PU are left off in the XDC range, then all of the tiles in that PU are excluded from the pblock boundary in the derived range.

route – a path a signal can follow within an FPGA, especially as represented by a collection of nodes connected to one another by programmable interconnect points (PIPs).

site – a physical location in the FPGA tile array that can be referenced in the floorplanning constraints, such as a SLICE, or RAMB16, etc.

switch matrix, global switch matrix, GSM – aggregate term for a programmable routing. The GSM is primarily composed of interconnect blocks.

trusted routing – routing that connects isolated functions using routing resources with no programmable interconnection points within fence tiles. Trusted Routing is generated automatically without manual placement.

Xilinx Design Constraints, XDC – SDC-based constraints in Tcl notation describing aspects of the design including floorplanning, pin assignments, electrical properties of I/O signals, and timing characteristics, but not the logic of the design.

wire – a conductive path in a chip along which signals or power flow. A wire is the hardware that implements the node abstraction. The term wire is also used in the software device model for a portion of a node that occupies exactly one tile.

FPGA Architecture

A field programmable gate array (FPGA) is a chip that contains logic elements and routing both of which are controlled by configuration memory programmed by the user. Logic elements range in complexity from simple combinatorial logic functions up to complete embedded processors. Logic elements and routing are arrayed in a grid of tiles. The structure of an FPGA is extremely regular. Each tile contains one of a small variety of VLSI circuits dedicated to logic or routing.

Logic tiles include:

- Configurable logic blocks (CLBs), each containing a small amount of programmable logic and memory
- Input/output block circuitry (IOBs)
- Clock Management Tiles (CMTs)
- Other specialized circuitry, including block RAMs, digital signal processors (DSPs), processors, etc.

A typical Xilinx FPGA might have thousands of tiles, but only dozens of tile types. Common to all tiles is their association to a Global Switch Matrix (GSM). The GSM is composed of many interconnect tiles and interface tiles. Some logic tiles such as CLBs are associated with one interconnect tile, whereas other tiles such as Block RAMs and DSPs are associated with multiple interconnect tiles. Interface tiles are used to adapt the various types of logic tiles to the common interconnect tile design.

In 7 series architectures, each user tile has a dedicated interconnect tile but UltraScale+™ architecture is different, as user tiles share interconnect tiles. In UltraScale+ devices two CLEs share one interconnect tile or one block RAM shares five interconnects with five CLEs, thus introducing the PU (Programmable Unit). The PU is a set of tiles which share interconnect tiles. That is, two CLEs which share one interconnect tile is one PU, in the same way one block RAM with five CLEs which share five interconnect tiles constitutes one PU, and so on.

An FPGA is configured for a particular purpose by loading configuration memory with a particular bitstream. The bitstream specifies the exact function of each and every tile in the device, whether used or not; logic tiles are configured to perform a specific function and the GSM is configured to provide the required routing between the logic tiles.

Note: Although the IDF focuses on FPGAs, the same methodology applies to the Programmable Logic (PL) portion of a Xilinx Zynq® UltraScale+ MPSoC.

The FPGA Development Flow with Isolation Analysis

To facilitate isolation analysis, the usual FPGA flow has a new set of constraints to control routing and additional floorplanning requirements. First, the design must be manually floorplanned. Second, constraints must be applied to isolated regions of the floorplan to constraint routing to follow strict rules. Finally, VIV must be used to demonstrate that the design is correctly implemented.

Figure 1 shows where isolation analysis fits in to the usual FPGA development flow. VIV is useful at two points:

- During floorplanning (right side blue boxes), VIV helps to avoid costly circuit board layout mistakes and helps document the floorplan, a key part of the isolation approach of the design.
- When the design is complete (lower right green boxes), VIV is used to help prove that the design is isolated per IDF rules.

The flowchart notation is as follows:

- Boxes represent processes
- Parallelograms represent data
- Trapezoids (quadrilaterals with one pair of parallel sides) represent manual input
- Shapes with curved bottoms represent output
- Arrows represent information flow, and
- Color is used only for grouping and emphasis




Figure 1: Vivado Isolation Design Flow Relative to a Typical FPGA Design Flow

IDF Design Rule Checks

VIV2 is available with Vivado framework in the form of built-in DRCs. This allows violations to be highlighted directly in the Vivado graphical user interface. The DRCs that apply to the pin assignments and floorplanning constraints are intended to aid board design. The DRCs that apply to the implemented placement and routing are intended to provide proof that isolation was achieved.

Constraint Checking (VIV – Constraints)

VIV checks the following on the pin constraints and floorplan:

- Pins from different isolation regions are not co-located in an I/O bank. This is checked in IDF-VIV2-2.

Note: While VIV does report I/O bank sharing as a violation, this is a security precaution – not mandated by analysis. The majority of applications allow for sharing of banks.

- Pins from different isolation groups are not physically adjacent on the package. Pins are considered adjacent if they share an edge or corner with no fence tile in between. This is checked in IDF_VIV2-3.
- The pblock constraints in the XDC file are defined such that a minimum of a one tile-wide fence exists between isolated regions. This is checked in IDF_VIV2-4.

Because placement information is not used, VIV assumes 100% utilization of all constrained resources so that whatever resources are used in the implemented design, an isolation violation will not occur.

Final Isolation Verification (VIV – Implementation)

After the design is complete (placed and routed), VIV is used to verify that the required isolation was achieved in the design. VIV checks the placement and routing as follows:

- Isolated logic tiles must be separated by fence tiles. A fence tile cannot contain any logic (checked in IDF_VIV2-5) and cannot contain any routing (IDF_VIV2-6) that could lead to an isolation violation with a single fault.
- Fence tiles cannot contain PIPs (checked in IDF_VIV2-6).

The six VIV DRCs are described in detail in the following sections.

IDF_VIV2-1 - Provenance

IDF_VIV2-1 is an advisory DRC documenting the circumstances of the run. It also validates that the design has at least two partitions marked as isolated (using the `HD.ISOLATED`

property). Nets driven by cells marked HD.ISOLATED_EXEMPT are exempt from inter-region isolation rules and are listed in the IDF_VIV2-1 output.

Here is an example of IDF_VIV2-1 output:

```
Vivado Isolation Verifier v2.0 (20180514)
Copyright (C) 2013-2018 Xilinx, Inc. All rights reserved.
Date(GMT): Tue May 15 12:50:38 2018
Top-level: design_1_wrapper
Isolated Partitions: pblock_uram_top_0 pblock_uram_top_1 pblock_uram_top_2
Part: xcvu13p-flga2577-1-i
Directory: c:/xilinx_design/implementation/idflab
User: <username>
Vivado Version: 2018.2
Platform: lnx64
Host: <hostname>

Top Level nets: CE_0, CE_1, CE_2, SCLR_0, SCLR_1, SCLR_2, clka_0, ena_0, clka_1, clka_2,
ena_1, ena_2, regcea_0, regcea_1, regcea_2 (the first 15 of 210 listed)

HD.ISOLATED_EXEMPT nets: design_1_i/ps7_ISO_Wrapper/processing_system7_0/inst/FCLK_CLK0,
design_1_i/ps7_ISO_Wrapper/processing_system7_0/inst/FCLK_CLK1 and
design_1_i/ps7_ISO_Wrapper/processing_system7_0/inst/FCLK_CLK2.

Inter-region nets:
design_1_i/keccak_0_ISO_Wrapper/buffer_data_reg[0]_0_ISOBUF_pblock_keccakCompare_0_NewDrv,
:
design_1_i/ps7_ISO_Wrapper/processing_system7_0/inst/FCLK_CLK0,
design_1_i/ps7_ISO_Wrapper/processing_system7_0/inst/FCLK_CLK1,
design_1_i/ps7_ISO_Wrapper/processing_system7_0/inst/FCLK_CLK2,
design_1_i/ps7_ISO_Wrapper/processing_system7_0/inst/FCLK_RESET0_N and
design_1_i/ps7_ISO_Wrapper/processing_system7_0/inst/FCLK_RESET1_N.
```

IDF_VIV2-2 - I/O Bank Violation

IDF_VIV2-2 checks that each I/O bank is used by I/O pins of at most one isolation group. A violation of IDF_VIV2-2 is reported as:

```
Bank: <bank number> has pins from multiple isolated partitions: <partition name>
```

IDF_VIV2-3 - Package Pin Violation

IDF_VIV2-3 checks that no package pins from distinct isolation groups are adjacent. A violation of IDF_VIV2 is reported as:

```
Package pin adjacency violation: site: <site name> pin: <pin name> vs site: <site name> pin:
<pin name>.
```

IDF_VIV2-4 - Floorplan Violation

Isolated regions must be separated by a valid fence. The definition of a valid fence is detailed in the Isolation Design Flow documentation. Users must follow the documented

rules for the appropriate technology. Refer to the applicable reference documents identified in [References, page 21](#).

IDF_VIV2-4 checks that floorplan area ranges from distinct isolation groups have an appropriate gap between them. IDF_VIV2-4 checks Derived Range information, not the XDC Range, i.e. when the user gives in the XDC Range, Vivado computes internally the Derived Range by taking into account the Programmable Units and the Snapping Mode property of pblock.



RECOMMENDED: *IDF recommends that users create designs with Snapping mode on wherever possible. refer to XAPP1335 [Ref 11] for detailed rules.*

The following example shows all of the constraints, resident in an XDC file, that are needed to create a floorplan of an isolated function into a specific region of the device (using pblocks).

```
create_pblock pblock_zup_ISO_Wrapper
add_cells_to_pblock [get_pblocks pblock_zup_ISO_Wrapper] [get_cells -quiet [list
design_1_i/zup_ISO_Wrapper]]
resize_pblock [get_pblocks pblock_zup_ISO_Wrapper] -add {SLICE_X14Y150:SLICE_X15Y179
SLICE_X13Y125:SLICE_X13Y179 SLICE_X13Y35:SLICE_X13Y54 SLICE_X0Y0:SLICE_X12Y179}
resize_pblock [get_pblocks pblock_zup_ISO_Wrapper] -add
{BUFCE_LEAF_X64Y8:BUFCE_LEAF_X87Y11 BUFCE_LEAF_X0Y0:BUFCE_LEAF_X63Y11}
resize_pblock [get_pblocks pblock_zup_ISO_Wrapper] -add
{BUFCE_ROW_FSR_X12Y2:BUFCE_ROW_FSR_X16Y2 BUFCE_ROW_FSR_X0Y0:BUFCE_ROW_FSR_X11Y2}
resize_pblock [get_pblocks pblock_zup_ISO_Wrapper] -add
{BUFGCE_HDIO_X0Y4:BUFGCE_HDIO_X1Y5}
resize_pblock [get_pblocks pblock_zup_ISO_Wrapper] -add {BUFG_PS_X0Y0:BUFG_PS_X0Y71}
resize_pblock [get_pblocks pblock_zup_ISO_Wrapper] -add {DSP48E2_X0Y0:DSP48E2_X0Y71}
resize_pblock [get_pblocks pblock_zup_ISO_Wrapper] -add
{HARD_SYNC_X2Y4:HARD_SYNC_X3Y5 HARD_SYNC_X0Y0:HARD_SYNC_X1Y5}
resize_pblock [get_pblocks pblock_zup_ISO_Wrapper] -add
{HDIOBDIFFINBUF_X0Y30:HDIOBDIFFINBUF_X0Y35}
resize_pblock [get_pblocks pblock_zup_ISO_Wrapper] -add
{HDIOLOGIC_M_X0Y30:HDIOLOGIC_M_X0Y35}
resize_pblock [get_pblocks pblock_zup_ISO_Wrapper] -add
{HDIOLOGIC_S_X0Y30:HDIOLOGIC_S_X0Y35}
resize_pblock [get_pblocks pblock_zup_ISO_Wrapper] -add
{HDIO_BIAS_X0Y2:HDIO_BIAS_X0Y2}
resize_pblock [get_pblocks pblock_zup_ISO_Wrapper] -add {IOB_X0Y130:IOB_X0Y141}
resize_pblock [get_pblocks pblock_zup_ISO_Wrapper] -add {PS8_X0Y0:PS8_X0Y0}
resize_pblock [get_pblocks pblock_zup_ISO_Wrapper] -add {RAMB18_X1Y50:RAMB18_X1Y71
RAMB18_X1Y14:RAMB18_X1Y21 RAMB18_X0Y0:RAMB18_X0Y71}
resize_pblock [get_pblocks pblock_zup_ISO_Wrapper] -add {RAMB36_X1Y25:RAMB36_X1Y35
RAMB36_X1Y7:RAMB36_X1Y10 RAMB36_X0Y0:RAMB36_X0Y35}
set_property SNAPPING_MODE FINE_GRAINED [get_pblocks pblock_zup_ISO_Wrapper]
set_property HD.ISOLATED true [get_cells */zup_ISO_Wrapper]
set_property HD.ISOLATED_EXEMPT true [get_cells -hierarchical -filter {
PRIMITIVE_TYPE == CLOCK.BUFFER.BUFGCE }]
set_property HD.ISOLATED_EXEMPT true [get_cells -hierarchical -filter
{PRIMITIVE_TYPE =~ CLOCK.BUFFER.BUFG_PS}]
set_property HD.ISOLATED_EXEMPT true [get_cells -hierarchical -filter {
PRIMITIVE_TYPE == CLOCK.BUFFER.BUFGCE }]
```

A violation of IDF_VIV2-4 takes two forms:

Tile adjacency violation: pblock: *<pblock name>* tile: *<tile name>* vs pblock: *<pblock name>* tile: *<tile name>*. Sites: *<site name list>*.

and

Tile occupancy violation: tile: *<tile name>* is in multiple isolated pblocks: *<pblock name list>*. Sites: *<site name list>*.

IDF_VIV2-5 - Placement Violation

In contrast to IDF_VIV2-4 which checks XDC information, IDF_VIV2-5 checks placement of logic as actually implemented. Two checks are performed. First, a search for adjacent logic from distinct isolation groups is performed. In this context logic is considered adjacent if the separation between the logic tiles is not composed of a valid set of fence tiles. Second, a check is performed that top-level logic does not contain a potential path from one isolation group to another.

A violation of IDF_VIV2-5 takes two forms:

Tile adjacency violation: partition: *<partition name>* tile: *<tile name>* vs partition: *<partition name>* tile: *<tile name>*. Sites: *<site name list>*.

and


Tile occupancy violation: tile: *<tile name>* is in multiple isolated partitions: *<partition name list>*. Sites: *<site name list>*.

Note: Because IDF_VIV2-5 checks the implemented placement of logic, the results of running IDF_VIV2-5 are only useful if the design has been implemented. Prior to implementation there is nothing for IDF_VIV2-5 to check and therefore no possibility a violation will be found.

IDF_VIV2-6 - Routing Violation

Isolated routing must be separated by an adequate fence and trusted routing must satisfy the following:

- Inter-region routes have loads in exactly one isolation group
- No routing switches (PIPs) are used in the fence
- Inter-region routes cannot share a tile unless source regions match and load regions match
- An intra-region route cannot enter a fence tile or an isolated tile of another isolation group unless it is driven by a cell marked with the HD.ISOLATED_EXEMPT property.

Note: It might be useful to enable Routing Resources mode under **View > Routing Resources** in the menu or using the  icon in the Device window.

Note: Because IDF_VIV2-6 checks the implemented routing, the results of running IDF_VIV2-6 are only useful if the design has been routed. Prior to implementation there is nothing for IDF_VIV2-6 to check and therefore no possibility a violation will be found.

Installation

Although VIV2.0 is being made available with Vivado since the 2018.2 Vivado release, it is disabled by default so that customers interested in IDF can enable it if they want and thus VIV DRCs do not affect the normal development flow. Thus the user must enable VIV explicitly by setting the `hd.enableIDFDRC` parameter to true by following any one of the following methods:

- Go to the Vivado Tcl Console, at the lower portion of the window, and enter the following command (see [Figure 2](#)):

```
set_param hd.enableIDFDRC true
```




Figure 2: Enable IDF DRCs by Setting the `hd.enableIDFDRC` Parameter

Alternately, add the `set param` command in the `Vivado_init.tcl` file to enable IDF DRCs permanently. This is helpful for customers always involved in IDF designs. The init file is under the `~/Xilinx/Vivado/2018.2` directory. If you do not see the file under that directory you need to create the file and add the following command to the init file:

```
set_param hd.enableIDFDRC true
```

Usage

When VIV is enabled by setting `hd.enableIDFDRC` to true, the Report DRC window will contain the six additional IDF DRCs under the category heading *Isolation* as shown in Figure 3. Note that the *Pblock* option under *Isolation* is not related to IDF and need not be checked.




Figure 3: IDF DRCs Selected in the Report DRC Dialog Box

Invoking VIV DRCs

Users invoke these DRCs using the Vivado DRC interface just like built-in DRCs. Results are provided in tabular form in the GUI with hyperlinks to design elements related to potential isolation violations. The VIV DRCs also contribute to the text-based output of the Vivado DRC reporting system.

Each line can be selected for additional detail in the **Design Rule Properties** window. Design objects associated with the DRC are automatically highlighted in the **Device** and **Package** windows.

Note: Specific DRCs can also be invoked using the following Tcl command:

```
report_drc -verbose -checks {IDF_VIV2-1 IDF_VIV2-2 IDF_VIV2-3  
IDF_VIV2-4 IDF_VIV2-5 IDF_VIV2-6}
```

DRCs can be invoked at several stages of the flow. Some IDF DRCs can be run on the design constraints. IDF DRCs for the implemented design can be run after the design is implemented.

- IDF_VIV2-1 is a provenance DRC and can be run at any time in the flow.
- IDF_VIV2-2, IDF_VIV2-3 & IDF_VIV2-4 can be run once synthesis has been performed.
- IDF_VIV2-5 and IDF_VIV2-6 examine the implementation, thus the Implementation step *must* be completed for IDF_VIV2-5 and IDF_VIV2-6 to have something to check.

An example DRC report in the Vivado GUI is shown in [Figure 4](#).




Figure 4: IDF DRC Violations from Example Design

Note that the highlighted DRC (IDF_VIV2 #1) in Figure 4 refers to a package pin adjacency violation. When this line is highlighted, the corresponding I/O buffers are selected in the **Device** window as shown in Figure 5.




Figure 5: Tile Adjacency Violations Highlighted in Device Window

The text of the violation is displayed in two places in the GUI. The first line of the text is displayed in the DRC report table as shown in [Figure 4](#). The complete text, along with links to the sites associated with the violation, are displayed in the Details pane of the Violation Properties window as shown in [Figure 6](#).



Figure 6: Details Pane of the Violation Properties Window

Application Notes

[Table 1](#) lists the documentation available and upcoming through the Isolation Design Flow (IDF) website.

Table 1: Isolation Design Flow Development Application Notes

FPGA Family	Vivado Version	Application Note	Comments
7 Series and Zynq-7000	Vivado 2015.2	XAPP1222	IDF Rules and Guidelines
7 Series and Zynq-7000	Vivado 2015.2	XAPP1256	IDF Lab Tutorial App Note
UltraScale+	Vivado 2018.2	XAPP1335	IDF Rules and Guidelines for UltraScale+
UltraScale+	Vivado 2018.2	XAPP1336	IDF Lab Tutorial App Note for UltraScale+

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see [Xilinx Support](#).

Solution Centers

See the [Xilinx Solution Centers](#) for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

Documentation Navigator and Design Hubs

Xilinx® Documentation Navigator provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open the Xilinx Documentation Navigator (DocNav):

- From the Vivado® IDE, select **Help > Documentation and Tutorials**.
- On Windows, select **Start > All Programs > Xilinx Design Tools > DocNav**.
- At the Linux command prompt, enter `docnav`.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In the Xilinx Documentation Navigator, click the **Design Hubs View** tab.
- On the Xilinx website, see the [Design Hubs](#) page.

Note: For more information on Documentation Navigator, see the [Documentation Navigator](#) page on the Xilinx website.

References

1. Isolation Design Flow website www.xilinx.com/idf
2. *Vivado Isolation Verifier User Guide* (UG1290)
3. *The Isolation Design Flow for Fault-Tolerant Systems* (WP412)
4. *Vivado Design Suite Tcl Command Reference Guide* (UG835)

5. *Vivado Design Suite User Guide - Using Constraints* ([UG903](#))
6. *Vivado Design Suite User Guide - Hierarchical Design* ([UG905](#))
7. *Vivado Design Suite Tutorial - Hierarchical Design* ([UG946](#))
8. *Isolation Design Flow for Xilinx 7 Series FPGAs or Zynq-7000 AP SoCs (Vivado Tools)* ([XAPP1222](#))
9. *Zynq-7000 SoC Isolation Design Flow Lab (Vivado Design Suite 2015.2)* ([XAPP1256](#))
10. *Vivado Design Suite User Guide: Using the Vivado IDE* ([UG893](#))
11. *Isolation Design Flow for Xilinx UltraScale+ (Vivado Tools)* ([XAPP1335](#))
12. *UltraScale+ Isolation Design Flow Lab (Vivado Design Suite 2018.2)* ([XAPP1336](#))

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <https://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <https://www.xilinx.com/legal.htm#tos>.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2018 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.