

# Vivado Design Suite User Guide

## *Hierarchical Design*

UG905 (2013.1) April 12, 2013



### Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

© Copyright 2012 – 2013 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

---

## Revision History

The following table shows the revision history for this document.

Date	Version	Revision
04/12/2013	2013.1	Revisions to manual for Vivado Design Suite 2013.1 release:  Updated description of supported Hierarchical Design flows in <a href="#">Introduction</a> .  Modified all document cross-references to conform to Vivado documentation standards.  Added a section for <a href="#">Use of IDELAYCTRL Groups</a> .  Added a section describing <a href="#">Constraints Designated for OOC Use Only</a> .  Added <code>set_clock_uncertainty</code> , <code>set_system_jitter</code> , <code>set_clock_latency</code> , and <code>set_clock_groups</code> constraints to <a href="#">Table 3</a> (Timing Constraints) and added examples of their use.  Added section about <a href="#">Removing Interface Nets</a> .  Updated listing of <a href="#">Known Issues</a> .

# Table of Contents

Revision History .....	2
<b>Vivado Hierarchical Design</b>	
Introduction .....	4
Design Considerations .....	6
Checkpoints .....	9
Out-Of-Context Commands and Constraints .....	9
Top-Level Reuse Commands and Constraints .....	17
Tcl Scripts .....	19
Known Issues .....	23
<b>Appendix A: Additional Resources</b>	
Xilinx Resources .....	24
Solution Centers .....	24
References .....	24

# Vivado Hierarchical Design

---

## Introduction

Hierarchical Design (HD) flows enable you to partition a design into smaller, more manageable modules to be processed independently. In the Vivado™ Design Suite, these flows are based on the ability to implement a partitioned module out-of-context (OOC) from the rest of the design. The following is a list of the current methodologies in the Vivado Design Suite.

- **Module Analysis:** This flow allows you to analyze the module independent of the rest of the design to determine resource utilization and perform timing analysis. No wrapper or dummy logic is required; simply synthesize, optimize, place and route the module on its own. Perform resource usage analysis, inspect timing reports, and examine placement results just as you would for a full design.

The Module Analysis flow implements a partitioned module or IP core out-of-context of the top level of the design. The module will be implemented in a specific part/package combination, and with a fixed location in the device. IO buffers, global clocks and other chip-level resources are not inserted, but can be instantiated within the module. The OOC implementation results can be saved as a design checkpoint (DCP) file.

- **Module Reuse:** This flow reuses placed and routed modules from the Module Analysis flow within a top-level design, locking down validated results. Users can iterate on a specific section of a design, achieving timing closure and other specific goals, then reuse those exact results while turning their attention to other parts of the design.

Reuse of out-of-context modules requires knowledge of where the module pins and interface logic have been placed so that the connecting logic can be floorplanned accordingly. The preservation level of the imported OOC module can be selected, allowing for minor placement and routing changes if desired. This flow does not yet support moving or replicating the OOC implementation results to other areas of a device, or to a different device.

The Module Reuse flow has two variations, with the difference between the two variations being the mechanism for establishing the module constraints. Context constraints (which define how a module will be connected in the full design) and timing constraints are critical for successfully assembling the top level design with one or more reused modules.

- **Bottom-Up Reuse:** Using this methodology, the OOC implementation is done with little to no knowledge of the top-level design in which it will be reused, and the OOC results drive the top-level implementation. This approach enables a designer to build a verified module (such as a piece of IP) through place and route for reuse in one or more top level designs. In this flow, the top-level design details are not known, so context constraints must be supplied by the user. These are used to define the physical location for the module, placement details for the module IO, definitions of clock sources, timing requirements for paths in and out of the module, and information about unused IO.
- **Top-Down Reuse:** Using this methodology, the top-level design and floorplan is used to create the OOC implementation constraints, and the top-level design drives the OOC implementation. This approach enables a Team Design methodology, enabling parallel synthesis and implementation of one or more modules within the design. Team members can implement their portions of a design independently, reusing their exact results in the assembled design. In this flow, the top-level design details (pinout, floorplan, and timing requirements) are known, and are used to guide the OOC implementation. This allows for OOC module pin constraints, top-level input/output timing requirements, and boundary optimization constraints to all be created from the top-level design.

Both of these flows result in overall run time reduction by enabling the tools to implement only one module of the design, instead of the whole design. This allows you to compile many more turns per day, reducing time to design, verify, and meet timing on a per module basis. It also allows designers to actively work on a module even if the rest of the design is not complete or available.

In Vivado Design Suite 2013.1, the Module Reuse flow should be considered Beta software. Use of context constraints and thorough timing constraints are critical for high-quality results. Further planning tools and designer assistance are in development and will be included in future versions of the Vivado Design Suite.

Other Hierarchical Design flows such as Partial Reconfiguration and the Isolation Design Flow will be supported in future versions of the Vivado Design Suite.

---

## Design Considerations

Hierarchical Design methodologies require some special considerations to achieve optimal results. The following sections provide information to be considered when architecting, designing, and constraining a design for Vivado Hierarchical Design flows.

### Design for Performance

Implementing a module out-of-context from the rest of the design prevents the optimization that a design may normally see in a typical top-down flow. To limit the loss of performance due to these restrictions, follow these guidelines:

- Choose the module(s) to be implemented out-of-context carefully. Select modules that are logically isolated from other logic in the design, and that can be physically constrained to a contiguous area of the device.
- Build an effective hierarchy with the selected modules in mind. Structure the hierarchy for independent implementation. Design hierarchy is an important consideration. Where a design is partitioned can have significant effects on the quality of the results, and in some cases hierarchy may need to be added or modified to group appropriate modules together for an out-of-context implementation.
- Keep critical paths contained entirely within modules, either in sub-modules or in top.
- Register inputs and outputs between modules to maximize optimization within the modules, and to allow for maximum placer and router flexibility.
- Provide information on how the module will be used by defining context constraints. Context constraints define how the module will be connected in the top level, allowing for additional optimization and accurate timing analysis. See [Out-of-Context Design Constraints](#) in the Commands and Constraints section of this document.
- Optimization across module boundaries is not allowed, so all related design elements must be partitioned together.

### Build an Effective Floorplan

Implementing a module out-of-context has the following requirements.

- Each module implementation must have a Pblock constraint to control the placement. If a Pblock is not used, placement conflicts will likely occur during the assembly phase.
- Pblock ranges for each OOC module must not overlap. If a top-level design is to import multiple OOC module results, the modules must occupy separated regions in the device.
- Nested or child Pblocks are supported within the OOC implementation as long as the nested Pblock range is fully contained by the parent Pblock range.

- All clock buffers (both in top and the OOC module) must be locked. Buffers inside of the OOC module must have LOC constraints, and the locations of buffers in the top level should be identified by **HD.CLK\_SRC** constraints. See [Out-of-Context Design Constraints, page 12](#), for a description of the **HD.CLK\_SRC** constraint.
- If the OOC implementation results are to be reused, it is strongly recommended that the OOC module pins should be locked down during the OOC implementation using **HD.PARTPIN\_RANGE** or **HD.PARTPIN\_LOCS** constraints. See [Out-of-Context Design Constraints, page 12](#), for a description of the **HD.PARTPIN\_RANGE** and **HD.PARTPIN\_LOCS** constraints.

## Dedicated Connections Between Components

It is recommended, and in some cases required, to keep components with dedicated connections in the same partition of the design. Having dedicated connections span the boundary of an OOC module can cause reduced performance and/or implementation errors. The following is a list of components with dedicated connections.

- **IOLGIC and IOBUF** - This includes connections from registers placed in the ILOGIC or OLOGIC, IDDR, ODDR, ISERDES, and OSERDES to IO components including IBUF, OBUF, IBUFDS, OBUFDS, IOBUF, and IOBUFDS.
- **GT components** - GTX, GTP, and their dedicated I/O connections.

Avoid placing any IO components that connect to each other in different partitions of a design.

## Use of IDELAYCTRL Groups

The use of IDELAYCTRL groups within an OOC module is supported. The OOC implementation will insert an IDELAYCTRL, and the OOC implementation results can be imported into Top. The following rules apply to the use of IDELAYCTRL groups:

- Multiple OOC modules, each with its own IDELAYCTRL, cannot share the same clock region.
- An OOC module with an IDELAYCTRL will not be preserved 100%. This is a known limitation in this version of Vivado that will be addressed in a later release of the Vivado Design Suite.

## IO and Clock Buffers

IO and clock buffers are supported inside of OOC modules. However, some special considerations should be taken into account depending on their use.

- **IO Buffers** - If an OOC port connects directly to an IO buffer in the top level, it is recommended to move this buffer inside of the OOC module for better results - implementation tools will have full visibility to all IO components and place them most efficiently. This is not possible in all situations (for example, if an OOC port connects directly to an IBUF in the top level, but that IBUF also drives other logic not in the OOC module), and in those cases the logic inside of the OOC module should be controlled with an **HD.PARTPIN\_LOCS** constraint. Refer to the [Out-Of-Context Commands and Constraints](#) section for more information.
- **Regional Clock Buffers** - If a BUFR is within the OOC module it should be locked down to a specific location. The tools will then place logic driven by the BUFR appropriately. However, if the BUFR is in the top-level design, and the OOC Pblock spans more clock regions than the BUFR has access to, then the logic driven by the BUFR must be controlled by a nested Pblock. The nested Pblock must be created with a range that is a subset of the range defined by the OOC Pblock. The nested Pblock would contain all of the cells driven by the BUFR, and can be created with the following commands:

```
create_pblock <nested_pblock_name>
set_property PARENT <PARENT_pblock_name> [get_pblock <nested_pblock_name>]
add_cells_to_pblock <nested_pblock_name> [get_cells -of [get_nets -of [get_ports
<bufr_clock_port>]]]
resize_pblock <nested_pblock_name> -add {SLICE_Xx1Yy1:SLICE_Xx2Yy2}
```

This should be done for each module port that is driven by a BUFR in the top level. The range for the nested Pblock must correspond to the BUFR location in the top-level implementation. A mismatch between BUFR location at the top level and the corresponding Pblock range for the OOC module can lead to unroutable conditions during top-level implementation.

- **Global Clock Buffers** - Global buffers are supported inside of an OOC module. When a BUFG is inside of an OOC instance the clock net will be routed on global routing in the OOC implementation. If an OOC port is driven by a clock net in the top level, the clock net will not be routed during the OOC implementation, and timing estimations will be used to determine clock delays/skew. The **HD.CLK\_SRC** constraint should be used to help improve timing estimations in this case. This constraint allows the tools to know the driver location and type (for example, BUFG vs. BUFR), and to improve timing estimation by calculating clock pessimism removal (CPR). For a description of CPR, see the *Vivado Design Suite User Guide: Design Analysis and Closure Techniques (UG906)* [\[Ref 1\]](#).



---

## Checkpoints

In order to export and import results of a module implementation, Hierarchical Design flows use checkpoints. Checkpoints archive the logical design, physical design, and module constraints and are the only file needed to fully restore a design.

A saved checkpoint can only be read into the same part/package/speed grade combination in which it was originally generated.



---

**RECOMMENDED:** *The `-strict` option to the `read_checkpoint` command is recommended for HD flows to make sure that all data read in matches the module interface exactly, ensuring a robust implementation. For more information on Checkpoints, refer to the Vivado Design Suite User Guide: Implementation (UG904) [Ref 2].*

---

---

## Out-Of-Context Commands and Constraints

The HD flows are currently only supported through the Non-Project Mode batch/Tcl interface (no Vivado IDE (GUI) or Project Mode based commands). Example scripts are provided in the *Vivado Design Suite Tutorial: Hierarchical Design (UG946)* [Ref 6], along with step by step instructions for setting up the flows.

The following sections describe a few specialized out-of-context commands and constraints used by the HD flows. Examples of how to use these commands to run an HD flow are given. For more information on individual commands, refer to the *Vivado Design Suite Tcl Command Reference Guide (UG835)* [Ref 3].

### Out-of-Context Commands

Synthesizing or implementing a module out of context requires that the tools be run in an "out-of-context" mode. Other than that, the commands used to run an out-of-context flow are the same as for any other flow. There are currently no unsupported commands for synthesis, optimization or implementation.

## Synthesis

There are several synthesis tools and methods supported for this flow. The following is a list of supported tools.

- **XST:** Bottom-up synthesis or Incremental synthesis using partitions (PXML file)  
*Note:* XST is not recommended for new Vivado designs.
- **Synplify:** Bottom-up synthesis or Compile Points (using Hierarchical Projects to generate individual netlists)
- **Vivado synthesis:** Bottom-up only




---

**IMPORTANT:** *Bottom-up synthesis refers to a synthesis flow in which each module has its own synthesis project. This generally involves turning off automatic IO buffer insertion for the lower level modules.*

---

This document only covers the Vivado synthesis flow. For information on the Synplify flow, refer to the Synopsys Synplify documentation.

Vivado synthesis for this flow will be run in batch mode using the **synth\_design** command:

```
synth_design -mode out_of_context -flatten_hierarchy rebuilt -top <top_module_name>
-part <part>
```

Table 1: **synth\_design** Options

Command Option	Description
<b>-mode out_of_context</b>	Prevents IO insertion for synthesis and downstream tools. The mode will be saved in checkpoints if <b>write_checkpoint</b> is issued.
<b>-flatten_hierarchy rebuilt</b>	There are several values allowed for <b>-flatten_hierarchy</b> , but <b>rebuilt</b> is the recommended setting for HD flows.
<b>-top</b>	This is the module/entity name of the module being synthesized. This switch can be omitted if <b>set_property top &lt;top_module_name&gt; [current_fileset]</b> is issued prior to <b>synth_design</b> .
<b>-part</b>	This is the Xilinx part being targeted (e.g., <b>xc7k325tffg900-3</b> )

The **synth\_design** command synthesizes the design and stores the results in memory. In order to write the results out to a file, a command must be issued. The recommend formats to write out are either EDIF or a Vivado checkpoint. Either of the following commands can be used.

```
write_edif <file_name>.edf
write_checkpoint <file_name>.dcp
```

If you would like to be able to close the Non-Project Mode design and run implementation without having to rerun synthesis, you must use one of the above commands to write the synthesis results to a file.

## Implementation

This section describes the necessary commands to implement a module instance in an out-of-context flow. Note that if this module has multiple instances instantiated in a top level design and the Assembly Flow is going to be used, multiple OOC implementations each with unique Pblock constraints are required to generate the necessary implementation results.

If **synth\_design -mode out\_of\_context** was previously run, and the results are still in memory, then implementation can be run directly. For example, the following implementation commands can be used.

- **read\_xdc** (if all constraints are not already loaded). It may be necessary to apply certain module-level XDC constraints to the OOC implementation only. See [Constraints Designated for OOC Use Only, page 12](#) for a description of the OOC-only constraints)
- **opt\_design** (optional)
- **place\_design**
- **phys\_opt\_design** (optional)
- **route\_design**

If there is currently no design in memory, then a design must be loaded. This can be done in one of two ways.

### Method 1: Read Netlist Design

```
read_edif <file_name>.edf/edn/ngc
link_design -mode out_of_context -top <top_module_name> -part <part>
```

Table 2: link\_design Options

Command Option	Description
<b>-mode out_of_context</b>	Load a netlist design in an out-of-context mode. Enables special checking and optimization for downstream tools.
<b>-part</b>	This is the Xilinx part being targeted (e.g., <b>xc7k325tffg900-3</b> ).
<b>-top</b>	This is the module/entity name of the module being implemented. This switch can be omitted if <b>set_property top &lt;top_module_name&gt; [current_fileset]</b> is issued prior to <b>link_design</b> .

If the **-mode out\_of\_context** option is not issued for **link\_design** after reading the design netlist(s), subsequent implementation steps will treat the design as a full design and trim any sourceless or loadless signals. The OOC mode must be defined during either **synth\_design** or **link\_design** to run the Module Analysis flow.

## Method 2: Read Checkpoint

```
read_checkpoint <file_name>.dcp
```



---

**IMPORTANT:** The `read_checkpoint` command does not have a `-mode out_of_context` option. The mode is saved as part of the checkpoint, therefore it is critical to make sure that the tools are in the correct mode when writing out a checkpoint.

---

## Out-of-Context Design Constraints

To process a design using the Module Analysis flow, none of the following constraints are absolutely required. For more accurate timing analysis, use of `HD.CLK_SRC` and `create_clock` are strongly encouraged. All other constraints are optional.

When using a Module Reuse flow, these context constraints become much more important. For successful assembly of designs with OOC modules, these constraints ensure that the physical resources are appropriately allocated, clock interactions are understood, and information about the module interfaces are accurately set. Without establishing the constraints for each module, assembly become more difficult.

### Constraints Designated for OOC Use Only

Some constraints that are necessary for the OOC implementation can cause undesirable results if imported into the top-level design. To prevent this behavior these constraints need to be specified in separated XDC file(s), and designated for OOC use only. There are two ways to specify that the XDC file should be used for the OOC flow only. Specifying the constraints of a particular XDC file are to be used in the OOC flow only will add a marker to these constraints so the tools will ignore them when reading them into a non-OOC design.

- Method 1: Using `read_xdc`

When reading in an XDC file with the `read_xdc` command, the `-mode out_of_context` switch can be used.

```
read_xdc -mode out_of_context <file>.xdc
```

- Method 2: `USED_IN` property

If files are being added via the `add_files` command, then a property can be set on a file to specify that it is to be used in OOC only. It is required to specify all flows in which the XDC file is to be used in (that is, synthesis and/or implementation).

```
add_files <file>.xdc  
set_property USED_IN {synthesis implementation out_of_context} [get_files <file>]
```

## Constraint Syntax

The following tables list timing, placement, and context constraints that should be used for an out-of-context implementation. Many of these constraints are used for any design flow, and more information can be found in the *Vivado Design Suite User Guide: Using Constraints (UG903)* [Ref 4].



**IMPORTANT:** All of the constraints listed in this section can be generated automatically for you through the Top-Down Reuse flow. The scripts and methodology to generate these constraints are described in the *Vivado Design Suite Tutorial: Hierarchical Design (UG946)* [Ref 6].

Table 3: Timing Constraints

Constraint Name	Description
<code>set_input_delay</code>	Used to define input delays to budget the time allowed for the OOC module. Will help control placement in the OOC implementation and ease timing closure at the top level.
<code>set_output_delay</code>	Used to define output delays to budget the time allowed for the OOC module. Will help control placement in the OOC implementation and ease timing closure at the top level.
<code>create_clock</code>	Used to define clocks on the OOC module ports. A <code>create_clock</code> constraint should exist for every clock port, whether the clock buffer is instantiated in the top level or the OOC module.
<code>set_clock_uncertainty</code>	Used to define clock uncertainty for a clock that is an input to an OOC module. This constraint should be defined for all clocks of an OOC module to ensure accurate timing analysis. Failure to do so could result in failing paths when a module is imported.
<code>set_system_jitter</code>	Used to define system jitter value. This constraint should be set to zero when defining user clock uncertainty ( <code>set_clock_uncertainty</code> ) based on the top-level design. Otherwise, system jitter will be factored into the uncertainty calculations for the OOC implementation, making the final value different than the user defined value.
<code>set_clock_latency</code>	Used to define latency for a clock that is an input to an OOC module. This constraint is needed to correctly model clock delay when the entire clock path is not known.
<code>set_clock_groups</code>	Used to define asynchronous clocks ( <code>-asynchronous</code> ), or clocks driven by the same global buffer ( <code>-physically_exclusive</code> ).

Timing Constraint Examples:

- `create_clock -period 8.000 -name clk -waveform {0.000 4.000} [get_ports clk]`
- `set_input_delay -clock <clock_name> 3.0 [get_ports <ports>]`
- `set_output_delay 5.0 -clock [get_clocks <clock_name>] [get_ports <ports>]`
- `set_system_jitter 0.0`
- `set_clock_latency -source -min 0.10`

- `set_clock_latency -source -max 0.20`
- `set_clock_groups -physically_exclusive -group [clk1] -group [clk2]`
- `set_clock_groups -asynchronous -group [clk1] -group [clk2]`

These timing constraints are scoped to the OOC module itself. The OOC implementation should constrain all timing into, out of, and internal to the instance. This includes special case paths such as false paths and multi-cycle paths.

Table 4: Pblock Commands and Properties

Command/Property Name	Description
<code>create_pblock</code>	Command used to create the initial Pblock for each OOC instance.
<code>resize_pblock</code>	Command used to define the site types (SLICE, RAMB36, etc.) and site locations that will be owned by the Pblock.
<code>add_cells_to_pblock</code>	Command used to specify the instances that will belong to the Pblock. This is typically a level of hierarchy as opposed to individual instances. For OOC implementations, <code>-top</code> can be used to specify all cells under the OOC module instead of specifying cell names.
<code>CONTAIN_ROUTING</code>	Pblock property used to control the routing to prevent usage of routing resources not owned by the Pblock. Default value is <b>false</b> . Only paths that are entirely owned by the Pblock range will be contained (e.g., if no BUFGMUX range exists, paths from/to a BUFGMUX will not be contained. This is the desired behavior for many components like a BUFGMUX).
<code>EXCLUDE_PLACEMENT</code>	Pblock property used to prevent the placement of any logic not belonging to the Pblock inside the defined Pblock range. The default value is <b>false</b> . This property has no effect on the OOC implementation, but will affect the placement of the top-level logic during assembly. Xilinx recommends you leave this as <b>false</b> for the best results during assembly.

Pblock Command and Property Examples:

- `create_pblock <pblock_name>`
- `add_cells_to_pblock [get_pblocks <pblock_name>] -top`
- `resize_pblock [get_pblocks <pblock_name>] -add {SLICE_X0Y0:SLICE_X100Y100}`
- `resize_pblock [get_pblocks <pblock_name>] -add {RAMB18_X0Y0:RAMB18_X2Y20}`
- `set_property CONTAIN_ROUTING true [get_pblocks <pblock_name>]`

Note that the cells added to the Pblock are specified using `-top`. This is because in an out-of-context implementation the OOC instance will be the top level, and the entire OOC instance must be contained by the Pblock. Using `-top` also allows the Pblock to be properly

translated to the correct level of hierarchy when the OOC module is imported into the top level design.

Nested Pblocks are permitted for floorplanning logic within an OOC module. Any child Pblock must be completely contained within the parent. The parent-child relationship between Pblocks is declared using the **-parent** switch, as shown here:

```
create_pblock -parent <parent_pblock_name> <child_pblock_name>
```

In addition to the timing and physical constraints shown above, there are constraints to define context for an OOC implementation. Context constraints define the environment of the top level into which the OOC implementation will be imported.

**Table 5: Context Commands and Properties**


Command/Property Name	Description
<b>HD.CLK_SRC</b>	Used in the OOC implementation to tell the implementation tools if a clock buffer will be used outside of the out-of-context module. The value is the location of the clock buffer instance.
<b>HD.PARTPIN_LOCS</b>	Used to define a specific interconnect tile ( <b>INT</b> ) for the specified port to be routed. Overrides an <b>HD.PARTPIN_RANGE</b> value. Affects placement and routing of internal OOC logic. Do not use on clock ports, as this will assume local routing for the clock. Do not use on dedicated connections.
<b>HD.PARTPIN_RANGE</b>	Used to define a range of component sites (SLICE, DSP, BRAM) or interconnect tiles (INT) that can be used to route the specified port(s). Do not use on clock ports, as this will assume local routing for the clock. Do not use on dedicated connections.
<b>set_logic_unconnected</b>	Allows for additional optimization for any specified output ports that will be left unconnected in Top.
<b>set_logic_one</b>	Allows for additional optimization for any specified input ports that are driven by VCC in Top.
<b>set_logic_zero</b>	Allows for additional optimization for any specified input ports that are driven by GND in Top.



**IMPORTANT:** *Incorrectly specifying the **set\_logic** boundary optimization constraints can lead to incorrect behavior and tool errors. For example, defining an output port as unconnected in the OOC module when it is actually used in the top-level can lead to errors such as: ERROR: [Opt 31-67] Problem: A LUT2 cell in the design is missing a connection on input pin I0, which is used by the LUT equation.*

Context Constraint Examples:

- `set_property HD.CLK_SRC BUFCTRL_X0Y16 [get_ports <port_name>]`
- `set_property HD.PARTPIN_LOCS INT_R_X0Y0 [get_ports <port_name>]`
- `set_property HD.PARTPIN_RANGE SLICE_X0Y1 :SLICE_X1Y3 [get_ports <port_name>]`
- `set_logic_unconnected [get_ports <port_name>]`
- `set_logic_one [get_ports <port_name>]`
- `set_logic_zero [get_ports <port_name>]`

By default, in the Module Analysis flow, interface nets (nets inside the module connected to the OOC module ports) will not be routed. To have these interface nets routed, you must lock the module ports using **HD.PARTPIN** constraints. To get a quick placement of module ports (or partition pins), the **HD.PARTPIN\_RANGE** can be used with a value of the OOC module's Pblock **SLICE** range. To obtain more specific placement of these pins, tighter **HD.PARTPIN\_RANGE** values can be used, or explicit **HD.PARTPIN\_LOCS** values can be specified. To determine what an appropriate site or range may be, open the Device View in the Vivado IDE and enable Routing Resources by clicking this icon: .

When you zoom in, you'll see INT locations as shown in [Figure 1](#) (routing resources are hidden to simplify this image):




Figure 1: INT Tile Locations



---

## Top-Level Reuse Commands and Constraints

The following sections describe commands and constraints used by the top-level design when importing out-of-context implementations. Example scripts using these commands and constraints are provided in the *Vivado Design Suite Tutorial: Hierarchical Design (UG946)* [Ref 6], along with step by step instructions for setting up the flows.

For more information on individual commands, see the *Vivado Design Suite Tcl Command Reference Guide (UG835)* [Ref 3].

### Top-Level Reuse Commands

Assembly requires the tools to read in a previously implemented module from the Module Analysis flow. A checkpoint for each partitioned instance must exist, and each is read into a top-level design with a black box for each instance that will load an implemented OOC module. The standard implementation commands are then used to implement the portions of the design that are not already placed and routed (i.e. Top).

#### Synthesis

You must have a top-level netlist with a black box for each partitioned instance. This requires the top-level synthesis to have module/entity declarations for the partitioned instances, but no logic.

The top level synthesis will typically infer IO buffers on all top level ports. However, if IO buffers are specifically instantiated in an OOC module, you must turn off IO buffer insertion in the top-level synthesis on a port-by-port basis. For Vivado synthesis, the attribute to do this is **BUFFER\_TYPE = "none"**. For more information on **BUFFER\_TYPE** and other synthesis attributes, see the *Vivado Design Suite User Guide: Synthesis (UG901)* [Ref 5].

#### Implementation

Top level implementation is done the same as it is for standard designs, except for the addition of the following two steps.

1. Read in an OOC checkpoint for each partitioned instance.
2. Choose the level of preservation to maintain (logical, placement, or routing).

## Read in OOC checkpoint

Reading in an OOC checkpoint is done using the **read\_checkpoint** command. The top level design must already be opened, and must have a black box for each partitioned instance.

```
read_checkpoint -cell <cell name> <file> [-strict]
```

Table 6: **read\_checkpoint** Switches

Switch Name	Description
<b>-cell</b>	Used to specify the full hierarchical name of the OOC module.
<b>-strict</b>	Requires exact ports match for replacing cell, and checks that part, package, and speed grade values are identical.
<b>&lt;file&gt;</b>	Specifies the OOC checkpoint to be read in.

## Removing Interface Nets

When importing and locking down the results of an OOC module implementation, interface nets are not preserved. Also, any PartPin locations generated during the initial Top-Down or OOC implementation are likely not the ideal locations. To achieve optimal results it is recommended to remove all PartPin locations and partially routed interface nets when importing an OOC module. This can be done with the following commands.

```
reset_property HD.PARTPIN_LOCS [get_pins <module_instance_name>/*]
route_design -unroute -nets [get_nets -of [get_pins <module_instance_name>/*]]
```

## Setting Preservation Level

After reading in the OOC checkpoint, the preservation level for this module must be defined.

To lock the placement and/or routing of an imported OOC checkpoint, use a **lock\_design** command.

```
lock_design [-level <value>] [-unlock] [<cell>]
```

Within this command, the following preservation levels are available as values for the **-level** switch:

- **Logical** - Preserves the logical design. Any placement or routing information is still used, but can be changed if the tools can achieve better results.
- **Placement** (default) - Preserves the logical and placed design. Any routing information is still used, but can be changed if the tools can achieve better results.
- **Routing** - Preserves the logical, placed and routed design. Internal routes are preserved, but interface nets are not. In order to preserve routing, two conditions must be met:

- The **CONTAIN\_ROUTING** property must be used during the OOC implementation. This ensures no routing conflicts when the OOC implementation is reused.
- All interface nets must be routed. This requires each partition pin (other than global signals or dedicated routes) to have an **HD.PARTPIN\_LOCS** or **HD.PARTPIN\_RANGE** constraint. The interface nets will be routed in the OOC implementation, but will not be preserved during assembly.

Note that regardless of the desired preservation level, the entire physical database will still be read in (including routing) but will not be modified unless the tools determine that better results can be obtained.

Table 7: **lock\_design** arguments

Argument Name	Description
<b>-level</b>	Specifies the preservation level. Values are <b>logical</b> , <b>placement</b> , or <b>routing</b> . The default value is <b>placement</b> .
<b>-unlock</b>	Unlock cells. If cells are not specified, the whole design is unlocked.
<b>&lt;cell&gt;</b>	This is the hierarchical cell name to be locked. If cells are not specified, the whole design is locked.

## Top-Level Reuse Constraints

When reusing an out-of-context module in a top-level design, all normal design constraints can be applied. The out-of-context constraints used in the out-of-context implementation will be saved in the checkpoint, and will be applied (where applicable) to the design as well.

## Tcl Scripts

Scripts are provided to run this flow in the *Vivado Design Suite Tutorial: Hierarchical Design (UG946)* [Ref 6]. This section describes the details of the provided scripts, and is intended as a reference as you modify the scripts to meet your design's needs.

### design.tcl

The script `design.tcl` is the primary file that you need to be familiar with to run the provided scripts. Later sections will talk about the various other scripts that are provided, but it is possible to set up a design and the flow using these scripts by only editing `design.tcl`.

#### Section 1 - Tcl Variables

The commands in this section set up the location where the other Tcl files exist. This does not need to be edited. There is a command that is commented out to set one or more Tcl parameters. This is typically not needed, but the scripts do support this if necessary.

```
set tclParams [list <param1> <value> <param2> <value> ... <paramN> <value>]
```

## Section 2 - Setup Variables

The variables defined in this section define which parts of the flow to run. This will allow you to focus on one stage of the design, and only run other steps when necessary. The table below describes these variables in detail.

Table 8: Flow Control Variables

Variable Name	Description
<b>synthBlock</b>	If set to one, this will run <b>synth_design -mode out_of_context</b> for all modules defined by \$oocModules. Output will be located at \$synthDir/\$module, and is also copied to \$netlistDir/\$module.
<b>implBlock</b>	If set to one, this will run implementation ( <b>opt_design, place_design, phys_opt_design, route_design</b> ) for all \$module#_instances defined in \$oocModules. To control which parts of implementation are run, please refer to the <code>run.tcl</code> script. Netlists must exist at \$netlistDir/\$module. Either manually add netlist to this folder for 3rd party synthesis flows, or run <b>synthBlock</b> prior to this step.
<b>synthTop</b>	If set to one, this will run <b>synth_design</b> for the top-level module. Output will be located at \$synthDir/\$top, and is also copied to \$netlistDir/\$top.
<b>implTop</b>	If set to one, this will load the top-level netlist, load and lock down preservation levels for each OOC instance, and run implementation ( <b>opt_design, place_design, phys_opt_design, route_design</b> ) for the top level. To control which parts of implementation run, refer to the <code>run.tcl</code> script. Each OOC instance must have a checkpoint at \$implDir/\$instance. If this does not exist, run <b>implBlock</b> prior to this step.

In addition to the flow control variables, this section also contains input and output directory locations. The table below describes these locations.

Table 9: Directory Variables

Variable Name	Description
<b>srcDir</b>	This is the location of the primary source directory containing subdirectories for <code>rtl</code> , <code>prj</code> , <code>xdc</code> , and <code>netlist</code> .
<b>rtlDir</b>	Assumed to be a subdirectory of \$srcDir. This directory will contain all of the RTL source files for synthesis. It is recommended to have subfolders for each module in this directory (i.e., \$top, \$module1, \$module2).
<b>prjDir</b>	Assumed to be a subdirectory of \$srcDir. This directory is for XST <code>prj</code> files. This helps in converting designs from XST to Vivado synthesis, but a <code>PRJ</code> can also be easily created if one does not exist. The <code>prj</code> will be parsed and the information in the file will specify which files the tools will read in for synthesis. For an example of syntax, please reference the files located in the <code>./Sources/prj</code> directory of the <i>Vivado Design Suite Tutorial: Hierarchical Design (UG946)</i> [Ref 6].
<b>xdcDir</b>	Assumed to be a subdirectory of \$srcDir. This is the location of the top and OOC instance XDC files.

Table 9: Directory Variables

Variable Name	Description
<b>netlistDir</b>	Assumed to be a subdirectory of \$srcDir. This is the location of netlist files for 3rd party synthesis, as well as the location for <b>synth_design</b> results when using the Vivado synthesis flow.
<b>synthDir</b>	This is the output for <b>synth_design</b> when running an RTL flow. Subdirectories for the top-level and each OOC module will be created. These results get copied to \$netlistDir to allow for compatible implementation scripts regardless of the synthesis flow used.
<b>implDir</b>	This is the output for all implementation. Subdirectories for the top-level and each OOC instance will be created.

### Section 3 - Top Definition

This section defines everything about the top-level module for synthesis and/or implementation.

Table 10: Top Module Variables

Variable Name	Description
<b>top</b>	Name of top level module.
<b>top_prj</b>	Path to PRJ file for synthesis. If defined, this will override any values of <b>top_vlog</b> , <b>top_sysvlog</b> , and <b>top_vhdl</b> .
<b>top_vlog_headers</b>	Used to identify any Verilog Header files.
<b>top_vlog_defines</b>	Used to define any Verilog definitions.
<b>top_vlog</b>	Used to define Verilog files and the associated compile library.
<b>top_sysvlog</b>	Used to define System Verilog files and the associated compile library.
<b>top_vhdl</b>	Used to define VHDL files and the associated compile library.
<b>top_cores</b>	Used to define any IP core netlists.
<b>top_xdc</b>	XDC file to be used for synthesis.
<b>top_impl_xdc</b>	XDC file to be used for implementation.
<b>top_impl_preservation</b>	Do not edit. Currently not supported.
<b>top_impl</b>	Do not edit. A list of all variables for the top-level implementation.
<b>topModule</b>	Do not edit. A list of all variables related to the top-level.

Note that for 3rd party synthesis flows, all Verilog and VHDL variables can be left as empty. The netlist for the top-level should be located at \$netlistDir/\$top/\$top.{edf, edn, ngc}.

## Section 4 - OOC Module Definition

This section defines everything about an OOC module, including all of its instances in the top-level design. This section must be replicated for every OOC module in the design. In addition, the variables named `module#_inst#_*` must be replicated for every instance of the module.

Table 11: OOC Module Variables

Variable Name	Description
<code>module#</code>	Name of module
<code>module#_prj</code>	Path to PRJ file for top-level synthesis. If defined, this will override any values of <code>top_vlog</code> , <code>top_sysvlog</code> , and <code>top_vhdl</code> .
<code>module#_vlog_headers</code>	Used to identify any Verilog Header files.
<code>module#_vlog_defines</code>	Used to define any Verilog definitions.
<code>module#_vlog</code>	Used to define Verilog files and the associated compile library.
<code>module#_sysvlog</code>	Used to define System Verilog files and the associated compile library.
<code>module#_vhdl</code>	Used to define VHDL files and the associated compile library.
<code>module#_cores</code>	Used to define any IP core netlists.
<code>module#_xdc</code>	XDC file to be used for synthesis.
<code>module#_inst#_name</code>	Local instance name of the OOC module (for example, u1).
<code>module#_inst#_hierName</code>	Full hierarchical instance name of the OOC module (for example, a/b/u1). Used to correctly import the OOC instance into the top level during assembly.
<code>module#_inst#_xdc</code>	XDC file to be used for the OOC implementation.
<code>module#_inst#_preservation</code>	Used to define the preservation of the imported OOC instance during assembly (logical, placement, routing). Passed to the <code>lock_design</code> proc.
<code>module#_instance#</code>	Do not edit. A list of all variables related to the OOC instance.
<code>module#_instances</code>	A list of all <code>\$module#_instance#</code> variables defined for the module.



**TIP:** For 3rd party synthesis flows or netlist-only IP, all Verilog and VHDL variables can be left as empty. The netlist for the module should be located at `$netlistDir/$module#/$module#.{edf, edn, ngc}`. Any lower level IP core netlists for the module can be defined by `$module#_cores`.

## Section 5 - Design Summary

This section contains a series of lists that must be a comprehensive list of all modules to be synthesized and/or implemented by the scripts. The `$Modules` variable should list all OOC modules listed in `$oocModules` as well as `$topModule`.

This section also sources the `run.tcl` script that will call the synthesis and implementation tools.

---

## Known Issues

This section reports a few known issues with the current 2013.1 release for Hierarchical Design flows.

### Limitations on Global Clock Routing

Clocks driven by a buffer in the top level will not be routed during the OOC implementation. Routing estimations will be used, and the use of HD.CLK\_SRC will help improve routing estimates. Clock buffers within the OOC module will be routed during OOC implementation.

### Limitations on OOC Module with IDELAYCTRL

An OOC module with IDELAYCTRL can be imported, but not locked. Therefore, the OOC module will not be preserved 100%.

### No Project Mode Support

There is currently no project mode support for Hierarchical Design in the Vivado Design Suite.

# Additional Resources

---

## Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see the Xilinx® Support website at:

[www.xilinx.com/support](http://www.xilinx.com/support).

For a glossary of technical terms used in Xilinx documentation, see:

[www.xilinx.com/company/terms.htm](http://www.xilinx.com/company/terms.htm).

---

## Solution Centers

See the [Xilinx Solution Centers](#) for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

---

## References

1. *Vivado Design Suite User Guide: Design Analysis and Closure Techniques*([UG906](#))
2. *Vivado Design Suite User Guide: Implementation* ([UG904](#))
3. *Vivado Design Suite Tcl Command Reference Guide* ([UG835](#))
4. *Vivado Design Suite User Guide: Using Constraints* ([UG903](#))
5. *Vivado Design Suite User Guide: Synthesis* ([UG901](#))
6. *Vivado Design Suite Tutorial: Hierarchical Design* ([UG946](#))  
This document is available upon request (see [Answer Record 52794](#)).
7. *Vivado Design Suite Video Tutorials* (<http://www.xilinx.com/training/vivado/index.htm>)
8. *Vivado Design Suite Documentation*  
([www.xilinx.com/support/documentation/dt\\_vivado\\_vivado2013-1.htm](http://www.xilinx.com/support/documentation/dt_vivado_vivado2013-1.htm))