Advanced VHDL

ザイリンクス認定トレーナで登録

スキル チェック
(別のログインが必要です)

コース概要をダウンロード (PDF)

コース概要

FPGA デザイン カリキュラム パス

関連コース

FPGA 設計導入

FPGA 設計実践

アドバンスド FPGA 設計

Designing with PlanAhead

Virtex-4 デザイン

Virtex-5 LX および LXT デザイン

Design Techniques for Lower Cost

Introduction to VHDL

Introduction to Verilog

TMRTool

関連情報

すべてのコース リスト

 

コースの解説

Increase your VHDL proficiency by learning advanced techniques that help you write more robust and reusable code. This comprehensive course is targeted toward designers who already have some experience with VHDL. The course highlights modeling, testbenches, RTL/synthesizable design, and techniques aimed at creating parameterizable and reusable designs. The majority of class time is spent in challenging hands-on labs as compared to lecture modules.

レベル

上級

トレーニング時間

2 日間

参加対象

VHDL users with introductory-to-intermediate knowledge of VHDL

前提条件

• Introduction to VHDL course or equivalent knowledge of modeling, simulation, and RTL coding
• At least 6 months of coding experience beyond an introductory course

ソフトウェア ツール

• Xilinx ISE™ 8.1i
• Mentor Graphics ModelSim PE 6.0c

このトレーニングに参加すると次のことが出来るようになります:

• Write efficient and reusable RTL, testbenches, and packages
• Create self-testing testbenches
• Create realistic models
• Use the Text IO capabilities of the VHDL language
• Store data dynamically
• Create parameterized designs

コース概要

1 日目

• Course Introduction
• Modeling and Simulation I: Subprograms and Design Attributes
• Modeling and Simulation II: Access Types and Blocks
• Lab 1: Modeling
• Testbench Stimulus
• Lab 2: Model Testbench
• Utilizing Text IO
• Lab 3: Text IO Testbench

2 日目

• RTL Design and Xilinx
• Design Reuse and Parameterized Design
• Lab 4: RTL and Scalable Design
• Finite State Machines
• Lab 5: FSM and Scalable Design
• Simulation Issues Specific to Xilinx
• Lab 6: Xilinx and Scalable Design
• Course Review

演習の解説

• Lab 1 - Modeling: Write a hardware model utilizing generics, subprograms, generate statements, and access data types.
• Lab 2 - Model Testbench: Write a self-testing testbench and simulate model.
• Lab 3 - Text IO Testbench: Utilize VHDL Text IO operations in a self-testing testbench.
• Lab 4 - RTL and Scalable Design: Write a reusable and scalable design block by utilizing synchronous design techniques.
• Lab 5 - FSM and Scalable Design: Write a Finite State Machine (FSM) by utilizing FSM techniques for a high-performance FSM.
• Lab 6 - Xilinx and Scalable Design: Optimize the design for Xilinx implementation. Simulate and implement the optimized design.