Introduction to VHDL

ザイリンクス認定トレーナで登録

スキル チェック
(別のログインが必要です)

コース概要をダウンロード (PDF)

コース概要

FPGA デザイン カリキュラム パス

関連コース

FPGA 設計導入

FPGA 設計実践

アドバンスド FPGA 設計

Designing with PlanAhead

Virtex-4 デザイン

Virtex-5 LX および LXT デザイン

Design Techniques for Lower Cost

Introduction to Verilog

TMRTool

Advanced VHDL

関連情報

すべてのコース リスト

 

コースの解説

This comprehensive course is a thorough introduction to the VHDL language. The emphasis is on writing Register Transfer Level (RTL) and behavioral source code. This class addresses targeting Xilinx devices specifically and FPGA devices in general. The information gained can be applied to any digital design by using a top-down synthesis design approach. This course combines insightful lecture with practical lab exercises to reinforce key concepts. You will also learn advanced coding techniques that will increase your overall VHDL proficiency and prepare you for the Advanced VHDL course.

In this three-day course, you will gain valuable hands-on experience. Incoming students with little or no VHDL knowledge will finish this course empowered with the ability to write efficient hardware designs and perform high-level HDL simulations.

レベル

初級から中級

トレーニング時間

3 日間

参加対象

Engineers who want to use VHDL effectively for modeling, design, and synthesis of digital designs

前提条件

• Basic digital design knowledge

ソフトウェア ツール

• ISE™ 9.1i
• Xilinx ISIM Simulator
• Synplicity Synplify Pro

Skills Gained

After completing this training, you will be able to:

• Write RTL VHDL code for synthesis
• Write VHDL testbenches for simulation
• Create Finite State Machines (FSMs) by using VHDL
• Target and optimize Xilinx FPGAs by using VHDL
• Create RAM and ROM data structures
• Use VHDL scalar and composite data types
• Run a simulation by using VITAL libraries
• Use VHDL Text I/O during simulation
• Create and manage designs within the ISE? software design environment

コース概要

1 日目

• Course Agenda
• Hardware Modeling Overview
• VHDL Language Concepts
• Lab 1: Building Hierarchy
• Introduction to Testbenches
• Lab 2: VHDL Simulation and RTL Verification
• Signals and Data Types
• VHDL Operators and Expressions
• Lab 3: Memory and Record

2 日目

• Lab 4: n-bit Binary Counter and RTL Verification ! Controlled Operation Statements
• Lab 5: Comparator
• Finite State Machines
• Lab 6: Arithmetic Logic Unit
• Behavioral to RTL Coding
• Lab 7: State Machines

3 日目

• Targeting Xilinx FPGAs
• VITAL: VHDL Initiative toward ASIC Libraries
• Lab 8: Calculator
• Functions and Procedures
• Advanced Process Statements
• Lab 9: Text I/O

演習の解説

The labs for this course provide a practical foundation for creating synthesizable RTL code. All aspects of the design flow are covered in the labs. You will write, synthesize, simulate, and implement all the labs. The focus of the labs is to write code that will optimally infer reliable and high-performance circuits. The labs culminate in a functional calculator that you will verify in simulation.