

## Example Zynq-7000 DDRC Address Map

Table 1 and Table 2 show the valid mapping settings from the physical, AXI address, to the bank (ba), row (r), and column (c) DDR addresses. The least significant bits of AXI address are consumed as the DQ width of the DDR interface. Each numbered cell (such as ba2), show the relevant DDR address bit that the register field on the left corresponds to, and the Internal Base for that field. Non-shaded cells represent valid address mappings. The prefix 'reg\_ddrc\_addrmap\_' should be added for the full register field names.

Using an example system with details shown in Table 1, Table 2 shows an example address mapping from AXI address to the DDR addresses. This configuration orders the contiguous bits in a Row-Bank-Column configuration, with the most significant row as the most significant AXI address bit used by the DDR controller. Since the total DDR memory size is 1GB, note that there are no unused AXI address bits in this map, besides the upper 2 AXI bits used for other peripherals in the system.

Table 1: Example Address Map System Conditions

Example Condition	Example Value
Memory Type	DDR3
Memory Width Address Bits	2 (32-bit DQ)
Bank Address Bits	3
Row Address Bits	15
Column Address Bits	10
Register DRAM_addr_map_bank	0x00000777
Register DRAM_addr_map_col	0xffff0000
Register DRAM_addr_map_row	0xf6666666

Table 2: AXI to DDR Address Bit Mapping

