We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65651

UltraScale RLDRAM3 - Read Latency of 17 is not a valid value for "-093E' parts


Version Found: RLDRAM3 v1.0

Version Resolved: See (Xilinx Answer 69037)

When configuring the RLDRAM3 IP v1.0 in Vivado 2015.3, a Read Latency value of 17 can be selected when targeting RLDRAM3 parts with the "-093E" speed grade and using a targeted frequency between 938ps and 1070ps.

However, a Read Latency of 17 is not valid value as the RLDRAM3 IP v1.0 does not support 1200MHz parts at this time.


Data errors will occur if a Read Latency of 17 is selected.

Please choose a different value.

Revision History:

10/12/2015 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
69037 UltraScale/UltraScale+ RLDRAM3 - Release Notes and Known Issues N/A N/A
AR# 65651
Date 12/19/2017
Status Active
Type Known Issues
  • Kintex UltraScale
  • Virtex UltraScale
  • Vivado Design Suite - 2015.3
  • MIG UltraScale
Page Bookmarked