Resource Utilization for Tri Mode Ethernet MAC v9.0

Vivado Design Suite Release 2016.3

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Kintex-7

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
Physical_Interface
MAC_Speed
Half_Duplex
Management_Interface
Frame_Filter
Number_of_Table_Entries
Statistics_Counters
Statistics_Reset
Statistics_Width
Enable_AVB
Enable_Priority_Flow_Control
LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7k325t ffg900 -1 temac_char_k7_1 GMII Tri_speed true true false false false 1258 1786 702 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -1 temac_char_k7_2 GMII Tri_speed false true false false false 978 1526 570 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -1 temac_char_k7_3 GMII Tri_speed true true false false false 1258 1786 702 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -1 temac_char_k7_4 GMII Tri_speed false true false false false 978 1526 570 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -1 temac_char_k7_stats_32_no_reset GMII Tri_speed true false true false 32bit 1315 2383 819 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -1 temac_char_k7_stats_32_with_reset GMII Tri_speed true false true true 32bit 1411 2416 888 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -1 temac_char_k7_stats_64_no_reset GMII Tri_speed true false true false 64bit 1474 2480 887 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -1 temac_char_k7_stats_64_with_reset GMII Tri_speed true false true true 64bit 1484 2516 926 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -1 temac_char_k7_with_filter GMII Tri_speed true true 1 false 1135 1713 659 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -1 temac_char_k7_with_pfc GMII Tri_speed true false false true 1323 1738 691 0 0 0 PRODUCTION 1.12 2014-09-11

Virtex UltraScale

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
Physical_Interface
MAC_Speed
Half_Duplex
Management_Interface
Frame_Filter
Number_of_Table_Entries
Statistics_Counters
Statistics_Reset
Statistics_Width
Enable_AVB
Enable_Priority_Flow_Control
LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs CLB Speedfile Status
xcvu125 flvb1760 -3 temac_char_us_1 MII 10_100_Mbps true true false false false 1179 1765 617 0 0 0 342 PRODUCTION 1.24.01 05-25-2016
xcvu125 flvb1760 -3 temac_char_us_2 Internal Tri_speed false true false false false 942 1441 507 0 0 0 295 PRODUCTION 1.24.01 05-25-2016
xcvu125 flvb1760 -3 temac_char_us_3 MII 10_100_Mbps true true false false false 1179 1765 617 0 0 0 342 PRODUCTION 1.24.01 05-25-2016
xcvu125 flvb1760 -3 temac_char_us_4 Internal Tri_speed false true false false false 942 1441 507 0 0 0 295 PRODUCTION 1.24.01 05-25-2016
xcvu125 flvb1760 -3 temac_char_us_stats_32_no_reset Internal Tri_speed true false true false 32bit 1278 2301 764 0 0 0 PRODUCTION 1.24.01 05-25-2016
xcvu125 flvb1760 -3 temac_char_us_stats_32_with_reset Internal Tri_speed true false true true 32bit 1384 2337 841 0 0 0 PRODUCTION 1.24.01 05-25-2016
xcvu125 flvb1760 -3 temac_char_us_stats_64_no_reset Internal Tri_speed true false true false 64bit 1347 2397 809 0 0 0 PRODUCTION 1.24.01 05-25-2016
xcvu125 flvb1760 -3 temac_char_us_stats_64_with_reset Internal Tri_speed true false true true 64bit 1446 2431 879 0 0 0 PRODUCTION 1.24.01 05-25-2016
xcvu125 flvb1760 -3 temac_char_us_with_filter Internal Tri_speed true true 1 false 1177 1631 618 0 0 0 PRODUCTION 1.24.01 05-25-2016
xcvu125 flvb1760 -3 temac_char_us_with_pfc Internal Tri_speed true false false true 1305 1654 650 0 0 0 PRODUCTION 1.24.01 05-25-2016

COPYRIGHT

Copyright 2016 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.