Resource Utilization for AXI EthernetLite v3.0

Vivado Design Suite Release 2016.1

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Artix-7

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
C_RX_PING_PONG
C_TX_PING_PONG
C_INCLUDE_GLOBAL_BUFFERS
C_INCLUDE_INTERNAL_LOOPBACK
C_INCLUDE_MDIO
C_S_AXI_PROTOCOL
C_DUPLEX
AXI_ACLK_FREQ_MHZ
Enable_Constraints
USE_BOARD_FLOW
MII_BOARD_INTERFACE
MDIO_BOARD_INTERFACE
C_SELECT_XPM
Fixed clocks (MHz) LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7a100t ftg256 -3 eth_regs_reset_255901_0 1 1 0 1 1 AXI4 1 100 1 false Custom Custom 0 phy_rx_clk=25 phy_tx_clk=25 s_axi_aclk=100 604 687 744 0 4 0 PRODUCTION 1.14 2014-09-11
xc7a100t ftg256 -3 eth_regs_reset_xpm_255901_0 1 1 0 1 1 AXI4 1 100 1 false Custom Custom phy_rx_clk=25 phy_tx_clk=25 s_axi_aclk=100 609 687 752 0 4 0 PRODUCTION 1.14 2014-09-11

Kintex-7

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
C_RX_PING_PONG
C_TX_PING_PONG
C_INCLUDE_GLOBAL_BUFFERS
C_INCLUDE_INTERNAL_LOOPBACK
C_INCLUDE_MDIO
C_S_AXI_PROTOCOL
C_DUPLEX
AXI_ACLK_FREQ_MHZ
Enable_Constraints
USE_BOARD_FLOW
MII_BOARD_INTERFACE
MDIO_BOARD_INTERFACE
C_SELECT_XPM
Fixed clocks (MHz) LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7k355t ffg901 -2 eth_regs_reset_129409_0 1 1 0 1 1 AXI4 1 100 1 false Custom Custom 0 phy_rx_clk=25 phy_tx_clk=25 s_axi_aclk=100 605 687 749 0 4 0 PRODUCTION 1.12 2014-09-11
xc7k355t ffg901 -2 eth_regs_reset_129409_1 0 phy_rx_clk=25 phy_tx_clk=25 s_axi_aclk=100 575 654 706 0 4 0 PRODUCTION 1.12 2014-09-11
xc7k355t ffg901 -2 eth_regs_reset_129409_2 0 phy_rx_clk=25 phy_tx_clk=25 s_axi_aclk=100 575 654 706 0 4 0 PRODUCTION 1.12 2014-09-11
xc7k160t fbg676 -2L eth_regs_reset_193827_0 1 1 0 1 1 AXI4 1 100 1 false Custom Custom 0 phy_rx_clk=25 phy_tx_clk=25 s_axi_aclk=100 603 687 753 0 4 0 PRODUCTION 1.12 2014-09-11
xc7k355t ffg901 -2 eth_regs_reset_xpm_129409_0 1 1 0 1 1 AXI4 1 100 1 false Custom Custom phy_rx_clk=25 phy_tx_clk=25 s_axi_aclk=100 609 687 738 0 4 0 PRODUCTION 1.12 2014-09-11
xc7k355t ffg901 -2 eth_regs_reset_xpm_129409_1 phy_rx_clk=25 phy_tx_clk=25 s_axi_aclk=100 580 654 706 0 4 0 PRODUCTION 1.12 2014-09-11
xc7k355t ffg901 -2 eth_regs_reset_xpm_129409_2 phy_rx_clk=25 phy_tx_clk=25 s_axi_aclk=100 580 654 706 0 4 0 PRODUCTION 1.12 2014-09-11
xc7k160t fbg676 -2L eth_regs_reset_xpm_193827_0 1 1 0 1 1 AXI4 1 100 1 false Custom Custom phy_rx_clk=25 phy_tx_clk=25 s_axi_aclk=100 606 687 755 0 4 0 PRODUCTION 1.12 2014-09-11

COPYRIGHT

Copyright 2015 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.