



System Design from Antenna to Digital with Zynq UltraScale+ RFSoc

Presented By



Ian Greenshields
RF & Microwave FAE
December 10th, 2018



AGENDA

- Software-defined Radio for LTE Band-3 1800 MHz
 - System design with Zynq® UltraScale+™ RFSoc + Qorvo RF
- Avnet RFSoc Support Package for MATLAB® and Simulink®
 - Modeling
 - Simulation and algorithm exploration
 - Verification
- Demo

CHALLENGES OF MODERN WIRELESS SYSTEM DESIGN

Requires multi-disciplinary expertise

- Wireless system architecture, knowledge of evolving standards
- RF design
- FPGA design
- Embedded software design
- Analog and digital signal processing
- IP network architecture
- High-speed layout / signal integrity board design

Need proven pre-engineered subsystems for fast proof-of-concept

SYSTEM DESIGN

Software-defined Radio for
LTE Band-3 1800 MHz



SMALL CELL WIRELESS NETWORKS


Network densification towards 5G

- In pre-5G/LTE-Advanced Pro (LTE-A Pro) transition

Small cells


- Provide increased data capacity
- Help service providers eliminate expensive rooftop systems
- Help improve the performance of mobile handsets

Base Station Categories




Cell Type	Output Power (W)	Cell Radius (km)	Users	Locations
Femtocell	0.001 to 0.25	0.010 to 0.1	1 to 30	Indoor
Pico Cell	0.25 to 1	0.1 to 0.2	30 to 100	Indoor/Outdoor
Micro Cell	1 to 10	0.2 to 2.0	100 to 2000	Indoor/Outdoor
Macro Cell	10 to >50	8 to 30	>2000	Outdoor

TRADITIONAL BASEBAND/IF SAMPLING & RF SIGNAL PROCESSING



- Extra complexity, cost and power consumption
- Signal processing in the analog/RF domain with analog mixers and filters
- I/Q phase & gain imbalance, LO leakage, voltage and temperature variation

SOFTWARE-DEFINED RADIO FOR LTE BAND-3 1800 MHz




AVNET RFSOC SUPPORT

Package for MATLAB
and Simulink






MULTI-DOMAIN SIMULATION FROM ANTENNA TO DIGITAL



- Design, simulate, and analyze end-to-end communication links with channel and RF impairments
- Radio-in-the-Loop with MATLAB and Simulink



MODELING THE SIGNAL CHAIN FROM BASEBAND TO RF





RF LINK BUDGET ANALYSIS OF RF SIGNAL CHAIN



- MathWorks RF Budget Analyzer App
- Analyze gain, noise figure, and IP3 of cascaded RF elements
- Plot RF budget results across bandwidth and from stage to stage
- Export to RF Blockset for simulation within larger model

MODELING THE DIGITAL UP-CONVERTER IN RF-DAC TILE



- Simulink model of hardened DUC in RF-DAC
 - cascaded halfband interpolation filters
 - quadrature mixer
- Aid for frequency planning, post-DAC analog reconstruction filter

ALGORITHM EXPLORATION WITH ZYNQ ULTRASCALE+ RFSOC





AVNET RFSOC EXPLORER WITH MATLAB AND SIMULINK

Generate signal stimuli within MATLAB

- real / complex sinusoids
- LTE / 4G waveforms
- 5G NR radio Release 15

Control RFDC in MATLAB

- DAC / ADC settings
- Interpolation / decimation
- Complex mixer
- Sampling rate

The screenshot shows the RFSoc Explorer software interface. It features several control panels for signal generation and processing. The top panel includes a 'Signal Source' dropdown set to 'CW Tone', a 'Real' dropdown, and a 'Freq (Mhz)' input field. Below this is a 'Clocking' section with 'On' and 'Off' radio buttons and a 'PLL' checkbox. The central part of the interface displays a 'CW Tone' window with a frequency plot showing a signal between -400 and 400 MHz. The plot shows a signal with a bandwidth of approximately 100 MHz. The bottom section contains two identical control panels for '5G NR Waveform' generation, each with 'Interpolation' (1x and 4x) and 'Complex Mixer' (0 to 100) controls. A 'Sampling Rate (MS/s)' input field is also present, set to 3932.16.


Analyze signals in time and frequency domains



RFSoc Explorer with
MATLAB and Simulink

The screenshot shows the '5G Waveform Selector' interface. It includes a 'Signal Plot' section with 'Time' and 'Frequency' radio buttons, and 'Baseband' and 'DAC Output' checkboxes. Below this is a '5G Waveform Selector' window with a plot of 'Carrier (dB)' vs 'Symbol' and a table of configuration parameters. The table includes columns for 'Bandwidth (MHz)', 'Resource Blocks', 'Cell ID', and 'Subframes'. The parameters are: Bandwidth Part1 (983.04_430_MHz, 504, 2000, 0, 1), Bandwidth Part2 (983.04_500_MHz, 30, Normal, 100, 1000).




5G Toolbox from MathWorks
Simulate, analyze, and test the physical
layer of 5G communications systems




RFSoc connectivity to
MATLAB and Simulink

MATHWORKS 5G TOOLBOX™

- Model, simulate, design and test 5G systems with MATLAB
- Waveform generation
- Downlink processing - Transmit and receive
- TDL and CDL channel models
- Physical channels and signals
- Link-level simulation & throughput measurements
- Synchronization Bursts
- Cell search procedures
- Reference designs as detailed examples



RFSOC SUPPORT PKG IN MATLAB ADD-ON EXPLORER



- Works with Free MATLAB Trial Package for Wireless Communications
www.mathworks.com/rfsoc

AVNET ZYNQ ULTRASCALE+ RFSOC DEVELOPMENT KIT

Avnet extends the functionality of the groundbreaking Zynq® UltraScale+™ RFSoc ZCU111 Evaluation Kit with a Qorvo 2x2 LTE Band-3 RF front-end card, plus native connection to MATLAB & Simulink from MathWorks with support for 5G NR radio Release 15

Enables system-level design with:

- Signal Capture & Analysis with MATLAB and Simulink
- Radio-in-the-loop co-simulation (Gigabit Ethernet)
- Over-the-air testing with 2x2 LTE Band-3 1800MHz FDD
- Direct-RF sampling without an external RF mixer


Kit includes:

- Zynq UltraScale+ RFSoc ZCU111 Evaluation Kit
- Qorvo 2x2 LTE Band-3 RF front-end card
- Vivado System Edition (includes System Generator DSP)
- Avnet RFSoc Support Package for MATLAB & Simulink



Zynq UltraScale+ RFSoc ZCU111 Evaluation Kit
Xilinx OEM kit including XM500, Filters, Cables, etc.

Qorvo Small Cell RF Front End
2x2 1800MHz FDD LTE Band 3



www.zedboard.org/rfsoc or www.mathworks.com/rfsoc




XILINX
DEVELOPER
FORUM




APPENDIX

SYSTEM OBJECTS™ SIMPLIFY RFSOC USER INTERFACE

Algorithm Developer



System Objects™




C Programmer



```


struct XRFdc_DACBlock_AnalogDataPath
The struct XRFdc_DACBlock_AnalogDataPath
The struct XRFdc_DACBlock_AnalogDataPath
This structure is for internal driver use.

u32 BlockAvailable; //Corresponds to C_DAC_S
u32 InvSyncEnable; //Corresponds to C_DAC_I
u32 MixMode; //Corresponds to C_DAC_M
u32 DecoderMode; //Corresponds to C_DAC_I
    
```




- MathWorks System Objects implement and simulate dynamic systems
- Custom System Object encapsulates functionality of RFSoc Data Converter Subsystem

CODE GENERATION WITH ZYNQ ULTRASCALE+ RFSOC



- HDL Coder & Embedded Coder for code generation
- Real-time execution on RFSoc board for over-the-air testing
- Runtime debug and instrumentation over Ethernet
- PetaLinux with open-source Linux drivers for product deployment

AVNET RFSOC SUPPORT PACKAGE FOR MATLAB AND SIMULINK



- Connection to MATLAB and Simulink over TCP
- Variable-depth sample buffer and DMA transfer to / from programmable logic (PL)