



## (Preliminary Agenda) 2019 Functional Safety Working Group (FSWG)

3100 Logic Drive, Longmont, Colorado 80503

<b>Day 1 June 12, 2019</b>		
<b>Topic</b>	<b>Presenter</b>	<b>Time</b>
<b>Check In 7:15 / Continental Breakfast</b>		7:15 - 8:00 AM
<b>Welcome/Introduction/Logistics</b>	<b>Pramod Bhardwaj Xilinx</b>	8:00 - 8:15 AM
<b>State of the Union</b>	<b>Pramod Bhardwaj Xilinx</b>	8:15 - 8:45 AM
<b>General Quality, Reliability and Safety</b>	<b>Krimo Semmoud Xilinx</b>	8:45 - 9:15 AM
<b>Break</b>		9:15 - 9:30 AM
<b>SEU Strategy</b>	<b>Dagan White Xilinx</b>	9:30 - 10:15 AM
<b>ZU+ Transient Failure Analysis</b>	<b>Oscar Ballan Xilinx</b>	10:15 - 10:45 AM
<b>Development Tools Certification (ZU+, Versal)</b>	<b>Krimo Semmoud Xilinx</b>	10:45 - 11:15 AM
<b>ZU+ Safety Concept / Architecture</b>	<b>Pramod Bhardwaj Xilinx</b>	11:15 - 12:00 AM
<b>Lunch</b>		12:00 - 1:00 PM
<b>ZU+ HW Safety Mechanism Deep Dive</b>	<b>Oscar Ballan Xilinx</b>	1:00 - 2:00 PM
<b>ZU+ SW Safety Mechanism Deep Dive</b>	<b>Pramod Bhardwaj Xilinx</b>	2:00 - 3:00 PM
<b>Break</b>		3:00 - 3:15 PM
<b>ZU+ DFA/CCF Analysis</b>	<b>Oscar Ballan Xilinx</b>	3:15 - 4:15 PM
<b>FMEDA Calculation</b>	<b>Oscar Ballan Xilinx</b>	4:15 - 5:15 PM
<b>Day One Wrap Up</b>	<b>Xilinx</b>	5:15 - 5:30 PM
<b>June 12, 2019 : Day 1 Social</b>		
<b>Join us for light appetizers and cocktails</b>		5:30 - 7:30 PM



## (Preliminary Agenda) 2019 Functional Safety Working Group (FSWG)

3100 Logic Drive, Longmont, Colorado 80503

<b>Day 2 June 13, 2019</b>		
<b>Topic</b>	<b>Presenter</b>	<b>Time</b>
<b>Re-Check In 7:30 / Continental Breakfast</b>		7:30 - 8:00 AM
<b>Security in Functional Safety</b>	<b>Jim Wesselkamper Xilinx</b>	8:00 - 9:00 AM
<b>Design Flows for Functional Safety</b>	<b>Jim Wesselkamper Xilinx</b>	9:00 - 10:00 AM
<b>Break</b>		10:00 - 10:15 AM
<b>PL Isolation: Walk-through Lab</b>	<b>Pramod Bhardwaj Xilinx</b>	10:15 - 11:15 AM
<b>PS Isolation: Walk-through Lab</b>	<b>Jim Wesselkamper Xilinx</b>	11:15 - 12:15 PM
<b>Lunch</b>		12:15 - 1:15 PM
<b>ZU+ PMU Firmware and STL Design Example</b>	<b>Pramod Bhardwaj Xilinx</b>	1:15 - 2:15 PM
<b>ZU+ Functional Safety Design Example</b>	<b>Pramod Bhardwaj Xilinx</b>	2:15 - 3:15 PM
<b>Break</b>		3:15 - 3:30 PM
<b>Xilinx Functional Safety Solutions Roadmap (Versal, STLs, ASIL D)</b>	<b>Multiple</b>	3:30 - 5:00 PM
<b>FSWG Adjournment and Call to Action</b>	<b>Xilinx</b>	5:00 - 5:15 PM

