General Description: The EDIF netlist contains an all zero LUT. This appears to be optimized away and replaced by a constant "1" in the generated VHD file.
This LUT is an XOR function with the I1 input tied low. In the generated .vhd file, this is seen as VCC. When examined in FPGA Editor, everything seems correct -- this indicates that only the back-annotated results are affected.