UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. サポート
  3. AR# 10284: 3.1i SP4 Virtex PAR - FATAL_ERROR: Route: basrtalg.c:148:1.8.2.2 - deposit: vccgnd_splitnet...

AR# 10284

3.1i SP4 Virtex PAR - FATAL_ERROR: Route: basrtalg.c:148:1.8.2.2 - deposit: vccgnd_splitnet...

説明

Keywords: basrtalg.c, basrtalg. 148, vccgnd_splitnet(), PWR, VCC,
GND, hard macro, nmc

Urgency: Hot

General Description:
PWR/GND routing changes in 3.1i Service Pack 4 have broken
the PWR/GND routing for Hard Macros (.nmc) that have PWR/GND
connections. The router fails with the message:

FATAL_ERROR:Route:basrtalg.c:148:1.8.2.2 - deposit:vccgnd_splitnet()
failed for signal:GLOBAL_LOGIC0 Process will terminate.

ソリューション

1

This problem is fixed in the latest 3.1i Service Pack available at:
http://support.xilinx.com/support/techsup/sw_updates. The first
service pack containing the fix was 3.1i Service Pack 5.

2

A workaround is to set the following environment
variable before running PAR:

set VCCGND_OFF=1 (PCs)
setenv VCCGND_OFF 1 (WorkStations)
AR# 10284
日付 10/21/2008
ステータス アーカイブ
種類 一般

このウェブサイトを使用することで、cookie の使用を承諾したことになります。   詳細

このページをブックマークに追加