General Description: Using a System Generator Block Multiplexor (MUX) with latency greater than 0 creates VHDL which, after synthesis, causes an EDIF error in the implementation software.
ソリューション
A workaround is to use the MUX with latency 0, and add delay elements in the design (if you need latency) after the MUX.