UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10384

3.4 FPGA Express - Consumes too much memory and hard drive space every time I synthesize VHDL files.

説明

Keywords: FPGA Express 3.4, memory, synthesis, VHDL

Urgency: Standard

General Description:
What can I do if my design is consuming too much memory and hard drive space?

ソリューション

Many memory issues that deal with large designs have been resolved
in an upcoming FPGA Express: Version 3.5.

If you are instantiating a component many times (in the hundreds), then
synthesize the component by itself (making sure to deselect Insert I/O)
so that you have an EDIF netlist. Then, instantiate the component as a
black box in your top level design.
AR# 10384
日付 08/21/2002
ステータス アーカイブ
種類 一般
このページをブックマークに追加