We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11693

4.2i Foundation Aldec - State Editor: How do I change a signal to a variable?


Keywords: State Editor, Aldec, variable, signal, change

Urgency: Standard

General Description:
A signal is created in the State Editor by placing the yellow bubble outside the frame. When the signal (bubble) is moved inside the frame, it is still synthesized as a signal and not as variable. How do I change a change a signal into a variable?


When an existing signal is dragged from outside a frame into the frame, it does not become part of the frame. If the frame of the state machine is moved, the signal remains in the same place as it was before. As it is not part of the frame, it is still treated as a signal rather than a variable.

To create a variable, delete the signal from outside the frame, then create a new variable with the same name by placing it inside the frame.
AR# 11693
日付 08/11/2003
ステータス アーカイブ
種類 一般