We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11856

Virtex/E - Readback timing information (XAPP 138)



The Virtex data sheet and Xilinx Application Note "Virtex FPGA Series Configuration and Readback" (Xilinx XAPP 138) do not specify timing information for readback. What are the CS to high-Z and clock-to-out times for readback?


While this information has not been fully characterized, conservative figures are available: 


1. CS -> high-Z: 30ns 


The CS->high-Z parameter gives the amount of time from the de-assertion of CS to high-Z on the D[0:7] pins. 


2. Clock-out: 25ns 


Clock-out is the time from a rising clock edge to valid data presented on the D[0:7] pins.

AR# 11856
日付 05/08/2014
ステータス アーカイブ
種類 一般