We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15230

Virtex-II SPICE Models - How should voltage node Vgg be varied to perform best and worst-case analysis?


The Virtex-II SPICE models contain a voltage node called "VGG". What does this represent? What are its minimum and maximum values?


VGG represents internal memory; thus, this voltage node should not be modified by the user. Its value has no effect on the I/O data path, so it can be safely ignored when best and worst-case simulations are performed. 


For more information, please see (Xilinx Answer 6398).

AR# 15230
日付 05/14/2014
ステータス アーカイブ
種類 一般