UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15804

8.1i Virtex-II MAP - "ERROR:LIT - PSINCDEC, PSEN, PSCLK and PSDONE of DCM symbol... must be connected..."

説明

When I run MAP, the following error occurs: 

 

"ERROR:LIT - PSINCDEC, PSEN, PSCLK, and PSDONE of DCM symbol <> with output signal <> must be connected to GND when clkout_phase_shift is set to 'none' or 'fixed'."

ソリューション

In "Fixed" and/or "None" mode, the PSINCDEC, PSEN, PASCAL, and PS DONE pins of the DCM symbol have no use, and must therefore be grounded. However, in variable mode, the phase factor can be changed by activating PSEN for one period of PSCLK. You can make increments or decrements to the phase factor by setting the PSINCDEC pin to a High or Low, respectively.  

 

When the de-skew circuit has completed an increment or decrement operation, the signal PSDONE goes High for a single PSCLK cycle. This indicates that the next change can be made. 

 

Setting the clkout_phase_shift attribute to "Variable" will solve this problem. 

 

More constraints information for the clkout_phase_shift is available at: 

http://toolbox.xilinx.com/docsan/xilinx5/data/docs/cgd/cgd0065_12.html#wp1021251
 

The Virtex-II Data Sheet (DCM) is available at: 

http://www.xilinx.com/xlnx/xweb/xil_publications_display.jsp?category=/Data+Sheets/FPGA+Device+Families/Virtex-II&iLanguageID=1

AR# 15804
日付 05/15/2014
ステータス アーカイブ
種類 一般
このページをブックマークに追加