We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15884

6.2 System Generator for DSP - Can a reset pin be created for any of the State Machine blocks?


General Description: 

None of the State Machine blocks in System Generator have a reset pin. Is it possible to create a reset pin so that I can reset the State Machine to a known state?


A separate reset signal cannot be explicitly created for the State Machine blocks, because there is no explicit reset on the Memory blocks in System Generator.  


Therefore, the reset must be incorporated into the State Machine design. This will equate to a 1-bit wider input bus (which is the reset signal); the state table will incorporate the reset signal as it would any other input signal.

AR# 15884
日付 05/15/2014
ステータス アーカイブ
種類 一般