UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16748

Virtex-II Pro RocketIO - How do I use only one oscillator for both the top and bottom BREFCLK inputs?

説明

How do I use only one oscillator for both the top and bottom BREFCLK inputs?

ソリューション

LVDS fan-out buffers can be used to make copies of the clock coming from one of the oscillators approved for use with Virtex-II Pro's RocketIO transceivers. Xilinx has not tested these buffers with RocketIO, but they do meet the requirements for the reference clock. 

 

Micrel (http://www.micrel.com) makes LVDS fan-out buffers with very low jitter. The peak-to-peak jitter is either 1 ps or 10 ps, depending upon the parts. The buffers also have fanout for 1:4, 1:10, and 1:22.

AR# 16748
日付 05/20/2014
ステータス アーカイブ
種類 一般
デバイス
  • Virtex-II Pro
このページをブックマークに追加