UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 1683

TIMING ANALYZER 6.0.1: Discrepancy between Timing Analyzer and Xdelay

説明


Urgency: Low



General Description: By default, Xdelay and Timing Analyzer trace different paths for maximum delays.

ソリューション


Timing Analyzer and XDELAY have different default settings.

XDELAY includes Asynchornous set and reset paths, while Timing

Analyzer does not. To turn this on in the Timing Analyzer, select:



PATH FILTERS->COMMON FILTERS->CONTROL POSSIBLE FALSE PATHS

SELECT 'SET/RESET to Q PIN OF FLIP-FLOPS'

MOVE all signals to INCLUDED BLOCKS.



Timing Analyzer should now trace the same paths as XDELAY and report

the same maximum delays.
AR# 1683
作成日 08/31/2007
最終更新日 04/28/2012
ステータス アーカイブ
タイプ 一般