UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16989

3.2 EDK - PlatGen creates an incorrect system.vhd or system.v file

説明

General Description: 

When the following syntax is used in the MHS file, and the design is NOT the top-level, PlatGen generates an incorrect system.vhd or system.v file, which fails in synthesis or simulation. 

 

PORT leds = leds_s, DIR = INOUT, VEC = [3:0] 

 

The system.vhd/.v file fails to include a signal/wire declaration for "leds_s".

ソリューション

You can easily resolve this issue by using the same port and signal name: 

 

PORT leds = leds , DIR=IO, VEC=[3:0]

AR# 16989
日付 05/15/2014
ステータス アーカイブ
種類 一般
このページをブックマークに追加