UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17301

LogiCORE RapidIO - What are the bit definitions for the Logical and Physical Layer register map?

説明

General Description: 

The Physical Layer and Logical Layer Design Guides include tables showing the register map inside each core; however, these guides do not include the individual bit definitions. Is there a document that shows what each bit is in the register map?

ソリューション

The configuration register map in the Physical and Logical Layer cores are the same as defined by the RapidIO Interconnect Specification. Please obtain a copy of the specification from the RapidIO Web site for information on what each bit in a particular WORD represents. The specification is available at: 

http://www.rapidio.org

AR# 17301
日付 05/15/2014
ステータス アーカイブ
種類 一般
このページをブックマークに追加