UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17347

6.1 System Generator for DSP - When co-simulating a Verilog component, is it always necessary to have a mixed HDL license for ModelSim?

説明

Description: 

When using the Black Box feature of SysGen v6.2 to co-simulate a piece of Verilog code, is it always necessary to have a mixed HDL license for ModelSim?

ソリューション

System Generator v6.2 supports only the ModelSim simulator from ModelTechnology, Inc. for HDL co-simulation. For co-simulation of Verilog black boxes, a mixed mode license is required. This is necessary because the portion of the design that System Generator writes is VHDL.

AR# 17347
日付 05/15/2014
ステータス アーカイブ
種類 一般
このページをブックマークに追加