UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
General Description :
In my CPLD designs where inputs are set to 0 MHz, the Estimate Activity Rates process does not work correctly.
You can resolve this issue by entering a very small non-zero value on the appropriate input frequencies.
AR# 17488 | |
---|---|
日付 | 05/15/2014 |
ステータス | アーカイブ |
種類 | 一般 |