Cross-probing does not work consistently on my computer while using ISE. How can I make cross-probing work?
When a logical resource is selected in Timing Analyzer, FPGA Editor occasionally generates the following warning:
"Unable to select sym LVDS_DATA/SERDES_TX/tx3/ddr_reg3/FF1."
This is a known problem in correlating logical and physical elements.