UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18089

LogiCORE SPI-4.2 (POS-PHY L4) v6.0 - SPI-4.2 signals default to LVDS without internal device termination

説明

General Description: 

In v6.0 of the SPI-4.2, all SPI bus signals (RDat, RDClk, RDCtl, TDat, TDClk, TCtl) are set to LVDS without the internal device termination or DCI.

ソリューション

If you would like to use the internal device termination or DCI, you must specify this using the UCF constraint file. The correct UCF constraint is: 

 

NET "RDat_P(0)" IOSTANDARD = LVDS_25_DCI; 

 

Please refer to (Xilinx Answer 20017) for other supported I/O Standards for SPI4.2.

AR# 18089
日付 05/16/2014
ステータス アーカイブ
種類 一般
このページをブックマークに追加