UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18121

3.1 SP1 System Generator for DSP - Why does SysGen 3.1 give a fatal error when a subsystem contains the disregard block?

説明

General Description: 

Why does SysGen 3.1 give a fatal error when a subsystem contains the disregard block?

ソリューション

This happens if disregarding the subsystem leaves no inputs or outputs in the design resulting in the entire design being trimmed.  

An error message has been added to notify the user that the design is empty. 

 

This has been fixed in System Generator 3.1 service pack 1 

 

http://www.xilinx.com/products/software/sysgen/sg_intro.htm

AR# 18121
日付 05/16/2014
ステータス アーカイブ
種類 一般
このページをブックマークに追加