We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 1867

M1.4: TRCE: IOB register to PAD paths (and vice-versa) are not reported or controlled


General Description: TRACE does not report timing-related data associated with PADS and

FLIP FLOPS when the flip flop is contained (implemented) in an IOB component. This

occurs for both for explicit instantiations of IFFs and OFFs and for flip flops packed

into an IOB during the mapping process (controllable with the -pr switch).


Workaround: The timing between the PAD and FF is fixed (and

known) for each device, but is not reported by TRCE. There is no known

workaround for having TRCE report these numbers, but the numbers reported in

the Data Book Guaranteed Input and Output Parameters are considered valid.

AR# 1867
日付 01/18/2010
ステータス アーカイブ
種類 一般