UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18768

Virtex-II Pro RocketIO - What is the maximum cycle-cycle change in RXRECCLK during phase capture?

説明

When the RocketIO transceiver is re-capturing the phase of a serial stream, how fast will the RERECCLK period change?

ソリューション

RXRECCLK will change by a maximum of 1/16 of a serial line bit period, once every 8 RXRECCLK cycles. Thus, a 3.125 Gb/s stream will see its RXRECCLK change by a maximum of 320ps/period * 1/16 = 20ps, between two adjacent RXRECCLK cycles. Note that this number is only due to the effects of phase alignment.

AR# 18768
日付 05/16/2014
ステータス アーカイブ
種類 一般
このページをブックマークに追加