UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19502

System Generator for DSP - Why can I not have any Verilog `include files when importing a Verilog black box into System Generator for DSP?

説明

Why can I not have any Verilog `include files when importing a Verilog black box into System Generator for DSP?

ソリューション

System Generator for DSP currently joins all the Verilog files to one file; thus, a Verilog black box cannot have Verilog files that use an `include line.

AR# 19502
日付 05/16/2014
ステータス アーカイブ
種類 一般
このページをブックマークに追加