UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19652

XtremeDSP Development Kit-II - My design does not reset when I use the ONBOARD RESET Signal F24

説明

General Description: 

My design does not reset when I use the ONBOARD RESET Signal F24. Why?

ソリューション

The problem is that the documentation for the XtremeDSP Development Kit-II is wrong. 

 

All the way through Issue 4, the diagram in Figure 33 under Section 9.2.1 shows SYSTEM_RESET connecting to F24 on the USER FPGA and ONBOARD_Reset connecting to G16 on the USER FPGA. 

 

The corrected version should show: 

SYSTEM_RESET -> G16 on USER FPGA and L13 on CLOCK FPGA 

ONBOARD_RESET -> F24 on USER FPGA

AR# 19652
日付 05/16/2014
ステータス アーカイブ
種類 一般
このページをブックマークに追加