UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20209

7.1 System Generator for DSP - Why do I see resolution mismatches when using the HDL Co-Simulation with ModelSim and a Blackbox?

説明

Why do I see resolution mismatches when using the HDL Co-Simulation with ModelSim and a Blackbox?

ソリューション

This is a known problem, when using a very small Simulink Simulation period. 

 

There are two ways to work around this problem: 

 

-- Set the Simulink Simulation period to "1 Second" 

-- Change the default ModelSim resolution from "ns" to "ps" 

 

This issue has been resolved in System Generator for DSP 8.1.

AR# 20209
日付 05/16/2014
ステータス アーカイブ
種類 一般
このページをブックマークに追加