UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20624

6.3.p03 System Generator for DSP - Why do I get a simulation mismatch when using the Delay Block retiming option in my Verilog design?

説明

General Description: 

Why do I get a simulation mismatch when using the Delay Block retiming option in my Verilog design?

ソリューション

This has been fixed in System Generator 6.3.p03. 

 

http://www.xilinx.com/products/software/sysgen/sg_intro.htm

AR# 20624
日付 05/19/2014
ステータス アーカイブ
種類 一般
このページをブックマークに追加