UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20887

6.3 System Generator for DSP - I cannot netlist a design when using Hardware In The Loop with the simulation mux

説明

General Description: 

I cannot netlist a design when using Hardware In The Loop with the simulation mux. Why?

ソリューション

Currently, System Generator for DSP does not netlist a design with a Hardware In The Loop (HITL) co-simulation block, even when using the simulation mux.  

 

Use the configurable subsystem manager, to allow you to select between a Hardware In The Loop (HITL) and the design, built using System Generator for DSP blocks. 

 

This can be done at the time the Hardware In The Loop (HITL) block is created. 

 

When creating a Hardware In The Loop (HITL) co-simulation block from within a subsystem, select "Import as Configurable Subsystem." A configurable subsystem, that allows you to switch between the original design and the hardware co-simulation block, will be created automatically.

AR# 20887
日付 05/19/2014
ステータス アーカイブ
種類 一般
このページをブックマークに追加