UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21620

Virtex-II/-II Pro DCM/DLL - When does LOCKED go low after RST has been asserted?

説明

General Description: 

When does the LOCKED signal of a Virtex-II or Virtex-II Pro DCM go Low after RST has been asserted? I checked the Virtex-II User Guide but could not find any relevant information.

ソリューション

When the reset pin is activated, the LOCKED signal deactivates within four source clock cycles. This information will be added to the Virtex-II User Guide and is currently included in the "Virtex-II Pro and Virtex-II Pro X FPGA User Guide" in the DCM section in the Design Considerations chapter. This guide is accessible at: 

http://www.xilinx.com/xlnx/xweb/xil_publications_display.jsp?category=Publications/FPGA+Device+Families/Virtex-II+Pro&iLanguageID=1

AR# 21620
日付 05/08/2014
ステータス アーカイブ
種類 一般
このページをブックマークに追加