UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
General Description:
Although the GUI allows you to select a range of 1-506 for the sink and source almost full threshold value, if you select the value less than 6, the CORE Generator will give following error:
"ERROR:coreutil - Parameter c_snk_af_thres_assert value 1 is outside the range 6 to 508."
To work around this issue, enter the threshold values greater than 6 for Almost Full Assert on both the sink and source, and generate the core. Then, using a file editor, open the top wrapper file:
... /example_design/<component_name>_top.v or ".vhd" file and change the static configuration values to your desired setting.
The section of the file you will need to edit is as follows:
//****************************************************************************
// The following signal instantiations are the Static Configuration signals.
//****************************************************************************
assign LoopbackEn_n = 1'b0;
assign NumDip4Errors = 4 ;
assign NumTrainSequences = 4 ;
assign NumDip2Errors = 4 ;
assign NumDip2Matches = 4 ;
assign SnkAFThresAssert = 32 ; <===
assign SnkAFThresNegate = 32 ; <===
assign SrcAFThresAssert = 32 ; <===
assign SrcAFThresNegate = 32 ; <===
AR# 21973 | |
---|---|
日付 | 05/19/2014 |
ステータス | アーカイブ |
種類 | 一般 |