We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22169

10.1 EDK - Using SmartModel, I do not see any bus activity during simulation


I am designing an IP that performs a burst transfer from a FIFO to an external memory (for example, an SDRAM). I can validate my BFM simulation, and now I am trying to simulate the entire system with SmartModel. I have checked my custom peripheral, and it is correct; however, I do not see any bus activity and the "retry" signal goes High frequently.


The startup time of the SDRAM that you are interfacing might be causing this problem. The SDRAM requires 100 ns to initialize. Consequently, during this period, the SDRAM rejects any bus transaction trying to read or write it and issues an opb_retry (non-fatal) error.  


Try running for approximately 200 ns, and you should see some output. You can change the C_SIM_INITTIME_PS parameter to reduce this simulation delay; however, it will always occur in real hardware for the first 100 ns.

AR# 22169
日付 05/19/2014
ステータス アーカイブ
種類 一般