AR# 226

VHDL: Implementing the XC3000/XC4000 readback function.

説明

How to implement the Readback function in VHDL ?

ソリューション




The following is an example instantiation of the readback
function in VHDL. This example assumes that the readback
clock is cclk.

entity readbk is
port(trig: in bit;
data, rip: out bit);
end readbk;

architecture inst of readbk is

component RDBK
port(trig: in bit;
data, rip: out bit);
end component;

begin

U1: RDBK port map(trig, data, rip);

end inst;

AR# 226
日付 05/08/2002
ステータス アーカイブ
種類 一般