UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 226

VHDL: Implementing the XC3000/XC4000 readback function.

説明

How to implement the Readback function in VHDL ?

ソリューション




The following is an example instantiation of the readback
function in VHDL. This example assumes that the readback
clock is cclk.

entity readbk is
port(trig: in bit;
data, rip: out bit);
end readbk;

architecture inst of readbk is

component RDBK
port(trig: in bit;
data, rip: out bit);
end component;

begin

U1: RDBK port map(trig, data, rip);

end inst;

AR# 226
作成日 09/20/1995
最終更新日 05/08/2002
ステータス アーカイブ
タイプ 一般