UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22865

8.1i EDK, OPB DDR - An OPB_DDR test routine fails when the PowerPC cache is enabled

説明

My system hangs when a Burst Read is triggered by a Cache Line Read over the PLB2OPB bridge requested by the PowerPC; the system also hangs when the Burst Read is triggered using the OPB Central DMA. 

 

In the MHS, the PARAMETER C_INCLUDE_BURST_SUPPORT = 1 is set.

ソリューション

This problem has been fixed in core included in the latest EDK 8.1i Service Pack, available at: 

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is EDK 8.1i Service Pack 1.

AR# 22865
日付 05/20/2014
ステータス アーカイブ
種類 一般
このページをブックマークに追加