UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 2288

M1.5/M1.4/M1.3 MAP: BEL-level PROHIBIT constraints are not supported

説明

Keywords: prohibit bel constraint comp

Urgency: standard

General Description:
Reference Number: 17678
In the M1.3 release, MAP is COMP-based, meaning it supports
constraints at the CLB, IOB, wide decoder, and TBUF level.

Constraints (including PROHIBIT constraints) placed on BELs
(Basic Elements like flip-flops or function generators within
a CLB or IOB) are not supported.

For this release, Map will only accept PROHIBIT constraints
on COMPs. There is no way to prohibit specific Registers,
FMAPs, or HMAPs in the CLB from being used.

ソリューション

To prevent Map from placing additional logic into specific
BELs of a CLB, configure the CLB in EPIC, create a hard macro
from the CLB, and instantiate it into your design.

For more information on creating physical macros, refer to
the (Xilinx Manual EPIC Design Editor Reference/User Guide)
AR# 2288
作成日 06/07/1997
最終更新日 03/27/2000
ステータス アーカイブ
タイプ 一般