UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 2322

Hardware Debugger M1.3: Display Signals window displays all "tied" signals.

説明

Keywords: debug, signals, display, tie

Urgency: Standard

General Description:

When using the Hardware Debugger on designs that have been "tied" by
the Bitgen Tie option, the Display Signals window displays all the tie
signals created in the design to tie all the unused interconnect of
the device. Tie signals are not user design signals and should not be
used for debugging purposes. Though the Display window does have a
filter for displaying signals, currently there is no negative sense
switch to remove certain signals from being displayed.

ソリューション

All "tied" signal names begin with '$TIE', and all of the user created
design related signals are displayed after the "tied" signals. To
locate user signals scroll to the bottom of the list.
AR# 2322
作成日 06/07/1997
最終更新日 11/10/2004
ステータス アーカイブ
タイプ 一般