UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 2411

COREGEN: Latency of the 4K Area-Optimized Multiplier core

説明


General Description:

The variable multiplier is pipelined several times in order to
enable it to run at high frequencies. The latency that
results from pipelining is a function of the width of the B
input.

ソリューション


The Data is buffered on the input and output of the multiplier
cores. The total latency (number of clocks required to get the
first output) is a function of the width of the B variable
only. The values below presume that both inputs and outputs
are registered.

Width of B input data Latency (# of clocks)

6 to 8 bits 4 clocks
9 to 16 bits 5 clocks
17 to 32 bits 6 clocks
AR# 2411
作成日 08/21/2007
最終更新日 05/08/2014
ステータス アーカイブ
タイプ 一般