We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 2573

** OBSOLETE ** 2.1i NGD2VER - How to retain design hierarchy in a Verilog simulation netlist generated by NGD2VER


Keywords: ngd2ver, hierarchy

Ugency: Standard

Description: The netlist generated by the Verilog
netlist program, NGD2VER is a flattened structural netlist by

How can I retain the hierarchy of my original design when
running NGD2VER?


Note: This option has been added to the new Simulation template
within Design Manager for the Alliance 1.5 release. If you are
using A1.5 Design Manager, the following instructions do not apply
and the retain hierchy switch should be set from the Simulation

There is a switch which you can use to specify the generation
of a hierarchical Verilog netlist for simulation. The -r switch will
create a Verilog netlist consisting of multiple Verilog modules so
that the design hierarchy may be maintained for simulation purposes.

To use this switch:

From command line:

ngd2ver -r <other desired switches> <design.ngd or

From the Design Manager:

This switch must be added to the custom menu of the Template
Manager in the following manner:

Program Name: ngd2ver
Program Options: -r

For more information on using the Template Manager, please
refer to (Xilinx Solution 1227).
AR# 2573
日付 08/28/2002
ステータス アーカイブ
種類 ??????