UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 260

XBLOX 5.x: Implementing DATA_REG in IOB resources

説明

Keywords: XBLOX, data_reg, IOB

Urgency: Standard

General Description:

How do I force DATA_REG to be implemented in an I/O block?

ソリューション

The following STYLE attributes, new in XACT 5.0, are available on the
DATA_REG module to control where the DATA_REG flip-flops are placed.

* STYLE=IOB: Implement as either IFDs or OFDs (input FF or output FF)
* STYLE=IFD: Implement as IFDs (input FFs)
* STYLE=OFD: Implement as OFDs (output FFs).
* STYLE=ILD: Implement as ILDs (level-sensive input latches)
* STYLE=CLB: Implement in CLB FFs

If you do not specify a style, XBLOX will select the appropriate style
based on how the DATA_REG is connected. For example, in an XC4000, if the
DATA_REG is connected to an INPUTS symbol and does not use a clock enable,
the DATA_REG will be merged into the input flip-flops. Otherwise, the
DATA_REG will use CLB flip-flops.
AR# 260
作成日 09/20/1995
最終更新日 05/24/1999
ステータス アーカイブ
タイプ 一般