UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 2632

XC3000A, XC4000/E/X - How do I implement flip-flops with both asynchronous preset and clear/reset inputs?

説明

Keywords: flip-flop, register, preset, reset, clear

Urgency: Standard

General Description:
The Xilinx XC3000/A/L and XC4000/E/EX/XL architectures do not
support flip-flops with both PRESET and RESET inputs. How
do I implement this functionality?

ソリューション

Since neither architecture supports flip-flops with both SET
and RESET pins, there is no efficient way to implement such
a function. The best one can do is mimic such a configuration,
using two flip-flops (one with a direct PRESET
input like FDPE, and the other with a direct RESET input like
FDCE) in conjunction with a 2:1 MUX; you can use this to select the
appropriate flop, depending on which function was desired at
any given time.
AR# 2632
作成日 08/31/2007
最終更新日 02/08/2001
ステータス アーカイブ
タイプ ??????