We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 2737

Foundation F1.3/F1.4, XVHDL: How to simulate VHDL designs with instantiated XNF files


Keywords: Metamor, XNF, XVHDL, Simulate

Urgency: Standard

General Description:

How can I functionally simulate a VHDL design with instantiated
XNF modules in it?


In order for Foundation to be able to functionally simulate an
instantiated XNF module, the XNF netlist must be part of the
project library. To add it to the project library, go into the
Schematic Editor, and select Hierarchy -> Import Netlist...
Choose the XNF file which is instantiated in the VHDL code.
(Note: even if you do not use a schematic in the design, you
must enter the Schematic Editor to be able to import the XNF

Now, after the VHDL design is synthesized, you may go directly
into the Functional Simulator to simulate the design.

AR# 2737
日付 01/02/2000
ステータス アーカイブ
タイプ 一般