UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 2750

VERILOG-XL: SDFA Error: Could not find path IN0 to OUT in instance ""

説明

Keywords: Verilog, timing simulation, SDF

Urgency: Standard

Description:
Upon doing a timing simulation in Verilog-XL, you may receive the
following errors if you also use the +delay_mode_unit option:

time_sim.sdf L18: SDFA Error: Could not find path IN to OUT in instance ""
time_sim.sdf L183: SDFA Error: Could not find path CTL to OUT in instance ""
time_sim.sdf L281: SDFA Error: Could not find path ADR0 to OUT in instance ""
time_sim.sdf L295: SDFA Error: Failed to find WIDTH timingcheck
time_sim.sdf L297: SDFA Error: Failed to find SETUP timingcheck

You may not use the +delay_mode_unit option while also doing a
SDF annotation. The SDF (Standard Delay Format) file contains
all the timing information for the design.

ソリューション

If your goal is to do a simulation with unit delays on a Verilog file
generated to do timing simulation, edit the Verilog file (.v) and
comment out the line that calls the "$sdf_annotate" function
with a double slash (//).

In the file "time_sim.v" generated by NGD2VER in the Xilinx
Alliance tools when doing a Verilog timing simulation, you will find:

initial $sdf_annotate("time_sim.sdf");

Change this to:

// initial $sdf_annotate("time_sim.sdf");

Remember to comment out the "initial" statement associated with
this function call when you comment the sdf_annotate function call.






AR# 2750
作成日 09/03/1997
最終更新日 05/05/2004
ステータス アーカイブ
タイプ 一般